

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

FINO M23

PROTO2

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
08		381734	ENGINEERING RELEASED	DATE	DATE
				05/19/05	?

5/19/05

D

D

PDF	CSA	CONTENTS	SYNC MASTER	DATE
2	2	System Block Diagram	FINO-DD	MASTER
3	4	Power Block Diagram	FINO-PC	05/18/2005
4	5	Table Items	FINO-DD	MASTER
5	6	FUNC TEST 1 OF 2	FINO-ME	05/18/2005
6	7	Power Conn / Alias	M23-PC	05/18/2005
7	8	Signal Alias	FINO-DD	MASTER
8	9	FUNC TEST 2 OF 2	FINO-ME	05/18/2005
9	11	1.8V Vreg	M23-PC	05/18/2005
10	12	1.5V Vreg	FINO-PC	05/18/2005
11	13	1.2V Vreg	FINO-PC	05/18/2005
12	15	2.5V Vreg	FINO-PC	05/18/2005
13	16	5V & 3.3V Fets	FINO-PC	05/18/2005
14	17	Vesta Core / Misc	FINO-HC	05/18/2005
15	19	KODIAK CORE & BYPASS	Q63	05/18/2005
16	20	KODIAK & SHASTA MISC	FINO-ME	05/18/2005
17	23	Shasta Core Power	Q63	05/18/2005
18	24	Shasta Serial / Misc	FINO-ME	05/18/2005
19	25	PULSAR2 POWER	Q63	05/18/2005
20	26	PULSAR2 CLOCKS	FINO-ME	05/18/2005
21	27	Pulsar Aliases	FINO-ME	05/18/2005
22	28	System Management Unit	Q63	05/18/2005
23	29	SMU SUPPLEMENTAL (2)	FINO-MS	05/18/2005
24	30	SMU SUPPLEMENTAL (3)	FINO-MS	05/18/2005
25	31	SMU SUPPLEMENTAL (4)	FINO-MS	05/18/2005
26	32	Fan 0, 1 & System Temp	FINO-PC	05/18/2005
27	33	Fan 2 & HD Temp	FINO-PC	05/18/2005
28	39	I2C Connections	FINO-ME	05/18/2005
29	41	KODIAK EI PWR & CAPS	Q63	05/18/2005
30	42	KODIAK EI A	Q63	05/18/2005
31	43	CPU EI AND IO	FINO-MS	05/18/2005
32	44	KODIAK EI B	Q63	05/18/2005
33	47	CPU STRAPS	FINO-MS	05/18/2005
34	48	CPU POWER AND BYPASS	FINO-MS	05/18/2005
35	49	PROC DECOUPLING	FINO-MS	05/18/2005
36	50	CPU VCORE VREG	M23-MS	05/18/2005
37	52	CPU VCORE MORE BYPASS	FINO-MS	05/18/2005

PDF	CSA	CONTENTS	SYNC MASTER	DATE
38	54	CPU AVDD VREG	FINO-MS	05/18/2005
39	55	T,V,I SENSORS	FINO-MS	05/18/2005
40	56	CPU ALIASES & MISC	FINO-MS	05/18/2005
41	58	KODIAK NBMEM PWR & CAPS	Q63	05/18/2005
42	59	Kodiak Memory Dq/Ctl	FINO-RT	05/18/2005
43	61	Parallel Term	FINO-RT	05/18/2005
44	62	Main Memory Clock Buffer	FINO-RT	05/18/2005
45	63	MEMORY ADDR BRANCHING	FINO-EG	05/18/2005
46	67	Memory Dimm A	FINO-RT	05/18/2005
47	68	MLB Mem Series Term	FINO-RT	05/18/2005
48	69	On-Board DDR SDRAM	FINO-RT	05/18/2005
49	70	On-Board DDR SDRAM	FINO-RT	05/18/2005
50	82	KODIAK PCI-E X16	Q63	05/18/2005
51	84	GPU PCIe	FINO-DD	MASTER
52	85	Graphics Vregs	M23-DD	MASTER
53	86	GPU Core Power	FINO-DD	MASTER
54	87	GPU Frame Buffer	FINO-DD	MASTER
55	88	FB Series Termination	FINO-DD	MASTER
56	89	GPU GDDR SDRAM A	FINO-DD	MASTER
57	90	GPU GDDR SDRAM B	FINO-DD	MASTER
58	92	GPU Straps	FINO-DD	MASTER
59	93	GPU DVI & DACs	FINO-DD	MASTER
60	96	TMDS/Inverter/ExtVGA	M23-DD	MASTER
61	97	KODIAK PCI-E CONST	FINO-DD	MASTER
62	98	KODIAK HT16	Q63	05/18/2005
63	101	HT ALIASES	FINO-EG	05/18/2005
64	103	Shasta HyperTransport	Q63	05/18/2005
65	119	Shasta PCI Interface	Q63	05/18/2005
66	120	PCI SERIES TERMINATION	FINO-EG	05/18/2005
67	121	AIRPORT & BLUETOOTH	FINO-EG	05/18/2005
68	122	USB 2.0 PCI Interface	Q63	05/18/2005
69	125	BootROM	Q63	05/18/2005
70	127	Shasta Disk	M23-MB	05/18/2005
71	129	Disk Connectors	M23-MB	05/18/2005
72	130	ENET SERIES TERM	FINO-HC	05/18/2005
73	131	Shasta Ethernet	Q63	05/18/2005

PDF	CSA	CONTENTS	SYNC MASTER	DATE
74	132	Vesta Ethernet PHY	Q63	05/18/2005
75	136	ETHERNET CONNECTOR	FINO-HC	05/18/2005
76	138	Shasta FireWire	Q63	05/18/2005
77	139	Vesta FireWire PHY	Q63	05/18/2005
78	140	FIREWIRE CONNECTORS	FINO-HC	05/18/2005
79	142	USB Host Interfaces	Q63	05/18/2005
80	143	USB Device Interfaces	FINO-MB	05/18/2005
81	144	Flash Media Ctrl	FINO-PC	05/18/2005
82	145	Flash Connector	FINO-PC	05/18/2005
83	147	AUDIO: CODEC	FINO-SO	05/18/2005
84	148	AUDIO: LINE INPUT AMP	FINO-SO	05/18/2005
85	150	AUDIO: LINE OUT AMP	FINO-SO	05/18/2005
86	152	AUDIO: SPEAKER AMP	FINO-SO	05/18/2005
87	153	AUDIO: CONNECTORS	FINO-SO	05/18/2005
88	154	AUDIO: POWER SUPPLIES	FINO-SO	05/18/2005

C



C


B

B

A

A

<p style="font-size: 8pt;">DIMENSIONS ARE IN MILLIMETERS</p> <p>XX : _____</p> <p>X.XX : _____</p> <p>X.XXX : _____</p> <p>ANGLES : _____</p> <p style="font-size: 8pt;">DO NOT SCALE DRAWING</p> <p style="text-align: center;">  <small>THIRD ANGLE PROJECTION</small> </p>	<p>METRIC</p>	<p style="text-align: right; font-size: 12pt;"> Apple Computer Inc.</p> <p style="font-size: 8pt;">NOTICE OF PROPRIETARY PROPERTY</p> <p style="font-size: 8pt;">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p style="font-size: 8pt;">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p style="font-size: 8pt;">II NOT TO REPRODUCE OR COPY IT</p> <p style="font-size: 8pt;">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p> <p style="text-align: center; font-size: 12pt; font-weight: bold;">SCH, MLB, FINO, M23</p> <p style="font-size: 8pt;">DRAWING NUMBER REV. 08</p> <p style="font-size: 8pt; text-align: right;">SHT 1 OF 154</p>
<p>DRAPTR</p> <p>ENG APPD</p> <p>QA APPD</p> <p>RELEASE</p> <p>MATERIAL/FINISH NOTED AS APPLICABLE</p>	<p>DESIGN CK</p> <p>MFG APPD</p> <p>DESIGNER</p> <p>SCALE</p> <p>SIZE D</p>	




System Block Diagram

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	2 OF	154
NONE			



Power Block Diagram

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	4 OF	154
NONE			

8

7

6

5

4

3

2

1

PROCESSORS

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
337S3158	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,2.0G,85C,CQA	2.0GHZ	1.15V	46W	50MV	U4300	CPU_2_0GHZ
337S3157	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,2.2G,85C,FQA	2.2GHZ	1.15V	51W	50MV	U4300	CPU_2_2GHZ

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	VOLTAGE
337S3165	337S3158	CPU_2_0GHZ	U4300	IC,DD3.1,2.0G,CJA	1.20V
337S3164	337S3157	CPU_2_2GHZ	U4300	IC,DD3.1,2.0G,FJA	1.20V

ASICS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
343S0371	1	IC,KODIAK,V1.1,PBGA,200MM	U1900	
343S0283	1	IC,ASIC,SHASTA,V1.1,PBGA	U2300	
343S0324	1	IC,ASIC,VESTA,V1.3	U1701	
343S0319	1	IC,PULSAR2,100P,P8MM,BGA	U2500	

MISC PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6790	1	PCB,SCHEM,MLB,M23	SCH1	17_INCH_LCD
051-6863	1	PCB,SCHEM,MLB,M33	SCH1	20_INCH_LCD
820-1783	1	PCB,FAB,MLB,M23	MLB1	17_INCH_LCD
820-1766	1	PCB,FAB,MLB,M33	MLB1	20_INCH_LCD
062-2082	1	SPEC,VENDOR PACKAGING PROCEDURE	VPP1	
825-6447	1	BARCODE LABEL, MLB	LBL1	
341T1751	1	IC,FLASH,1MX8,3.3V,90NS	UC500	
341T1752	1	PURCH ASSY, SMU BIG	U2800	
603-7318	1	M23 CPU HEATSINK	MECH1	17_INCH_LCD
603-7321	1	M33 CPU HEATSINK	MECH1	20_INCH_LCD
603-7322	1	M33 GPU HEATSINK	MECH2	20_INCH_LCD
875-1614	1	CPU GAP FILLER	GAP1	

ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
378S0119	378S0114		LED700,LED702	KINGBRIGHT LED
376S0204	376S0130		Q5010,Q5020	MOSFET,N-CH,VISHAY
376S0207	376S0146		Q5011,Q5021	MOSFET,N-CH,VISHAY

Preliminary

Table Items

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	OF
NONE	5	154

8

7

6

5

4

3

2

1

NO TEST XW NETS

Table of test points for NO TEST XW NETS, including items like GND U1100, GND U1200, GND U1300, etc.

Table of test points for NO TEST XW NETS, including items like GND GPU TPVSS, GND GPU TVSSR, GND GPU VSSDI, etc.

Table of test points for NO TEST XW NETS, including items like GND NEC AVSS R, GND AUDIO SPKRAMP PLANE, GND AUDIO CODEC, etc.

Table of test points for NO TEST XW NETS, including items like TP FBBCS1 L, AUD 4V5 FB, ITS RUNNING, etc.

Table of test points for NO TEST XW NETS, including items like Q800 D, Q800 G, Q801 B, etc.


Table of test points for NO TEST XW NETS, including items like TP USB2 PWREN<0>, TP USB2 PWREN<1>, TP SB FSTEST, etc.

FUNC TEST NETS

NOTES FROM TOM FUSSELMAN
PLACE TWO TEST POINTS ON TOP SIDE
FOR PP3V3_ALL AND GND
PLACE WITHIN 1 INCH OF EACH OTHER
USE FAT TRACES

Table of test points for FUNC TEST NETS, including items like FUNC_TEST=TRUE PPVCORE_CPU, FUNC_TEST=TRUE PP3V3_ALL_SMU, etc.

Table of test points for FUNC TEST NETS, including items like FUNC_TEST=TRUE SMU_BOOT_SCLK, FUNC_TEST=TRUE SMU_BOOT_RXD, etc.



EE IDENTIFIED NO TEST NETS

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC EI_NB_TO_CPU_B_CLK_P, NC EI_NB_TO_CPU_B_CLK_N, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like KPVDD2, KPGND2, CPU DIODE POS, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<126>, RFBDC<125>, RFBDC<124>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<122>, RFBDC<121>, RFBDC<120>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<11>, RFBDC<10>, RFBDC<9>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<8>, RFBDC<7>, RFBDC<6>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC NB_CPU_A1_INT_L, NC NB_CPU_B0_INT_L, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC NB_CPU_B1_INT_L, NC CPU_A1_OACK_L, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC CPU_B0_OACK_L, NC CPU_B1_OACK_L, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC HT_MB_TO_MB_CAD_P<8..15>, NC HT_MB_TO_MB_CAD_N<8..15>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC HT_MB_TO_MB_CAD_P<8..15>, NC HT_MB_TO_MB_CAD_N<8..15>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC HT_MB_TO_MB_CAD_P<8..15>, NC HT_MB_TO_MB_CAD_N<8..15>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC CLK_RAI_200M_N<0>, NC CLK_RAI_200M_P<0>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC CLK_RAI_PCIEA_N<0>, NC CLK_RAI_PCIEA_P<0>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC CLK_RAI_PCIEB_N<0>, NC CLK_RAI_PCIEB_P<0>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC CLK_RAI_PCIEC_N<0>, NC CLK_RAI_PCIEC_P<0>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC A_AVREG_0, NC A_AVREG_1, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC A_AVREG_2, NC CPU_B_APSYNC, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC EI_CPU_B_SYSCLK_N, NC EI_CPU_B_SYSCLK_P, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC HT_NB_TO_MB_CLK_N<1>, NC HT_NB_TO_MB_CLK_P<1>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC J2904_11, NC J2904_12, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC NCV1009_1, NC NCV1009_2, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC NCV1009_3, NC NCV1009_4, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC NCV1009_5, NC NCV1009_ADJ, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<38>, RFBDC<37>, RFBDC<36>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<34>, RFBDC<33>, RFBDC<32>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<31>, RFBDC<30>, RFBDC<28>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<27>, RFBDC<26>, RFBDC<25>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<23>, RFBDC<22>, RFBDC<21>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<20>, RFBDC<19>, RFBDC<18>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<17>, RFBDC<16>, RFBDC<15>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<14>, RFBDC<13>, RFBDC<12>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<11>, RFBDC<10>, RFBDC<9>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<8>, RFBDC<7>, RFBDC<6>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<5>, RFBDC<4>, RFBDC<3>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<2>, RFBDC<1>, RFBDC<0>, etc.


FUNC TEST 1 OF 2

SYNC_MASTER=FINO-ME SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo, APPLE COMPUTER INC., DRAWING NUMBER 051-6790, REV. 08, SCALE NONE, SHEET 6 OF 154



Power Conn / Alias	
SYNC_MASTER=M23-PC	SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

	APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
		D	051-6790	08
	SCALE	SHT	7 OF	154
	NONE			



Signal Alias

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	8 OF 154

THE FOLLOWING NETS ARE USED ONLY WHEN THE DEVELOPMENT BOM OPTION IS ENABLED

THE FOLLOWING NETS DO NOT HAVE TEST POINT BECAUSE OF ROUTING DENSITY AND SIGNAL INTEGRITY. TEST COVERAGE WILL BE BY FCT NOTE FOR SHARING: DO NOT INCLUDE THIS LIST UNTIL PCB LAYOUT ADDS TEST POINTS. THIS LIST IS A RESULT OF PCB LAYOUT HAVING DIFFICULTY PLACING TEST POINTS ON THESE NETS

Table of test points for column 8, including items like ENET_TXD_R<7>, TP_VESTA_TVCO, and TP_VESTA_TXC_RXC_DELAY.

Table of test points for column 5, including items like Q803_C, PULSAR_1V5_RUN_SWITCH, and CPU_A_TBN_CLK_R.

Table of test points for columns 3, 2, and 1, including items like 100M_N<0>, TP_JTAG_SB_TCK, and JTAG_CPU_TCK.

JTAG TEST POINTS NEED TO BE ON THE BOTTOM OF THE BOARD ADDING FUNC_TEST=TRUE TO THESE NETS

Table of test points for column 2, including items like TP_JTAG_SB_TCK and TP_JTAG_SB_TDI.

Table of test points for column 2, including items like JTAG_NB_TCK and JTAG_NB_TDI.

Table of test points for column 2, including items like TP_JTAG_VESTA_TDI and TP_JTAG_VESTA_TDO.


Table of test points for column 2, including items like JTAG_CPU_TCK and JTAG_CPU_TDI.



Header and notice section containing 'FUNC TEST 2 OF 2', 'SYNC_MASTER=FINO-ME', 'SYNC_DATE=05/18/2005', and 'NOTICE OF PROPRIETARY PROPERTY'.

Footer section containing the Apple logo, 'APPLE COMPUTER INC.', drawing number '051-6790', sheet number '9 OF 154', and revision '08'.

1.8V VOLTAGE REGULATOR



NOTE:
 SET OUTPUT=1.85V FOR FRAMEBUFFER.
 IRU3037ACS VREF=0.8VDC
 $V_{OUT} = V_{REF} * (R_{903} + R_{905}) / R_{905} = 1.85VDC$
 POWER BUDGET CURRENT OF TOTAL RAILS
 9.8A PEAK
 6.7A CONTINUOUS

POWER BUDGET CURRENT OF FET
 7.4A PEAK
 4.5A CONTINUOUS

1.8V Vreg
 SYNC_MASTER=M23-PC SYNC_DATE=05/18/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	11 OF	154
NONE			


KODIAK CORE VOLTAGE REGULATOR

NOTE:

IRU3037ACS VREF=0.8VDC
 $V_{OUT}=V_{REF} \cdot (R_{1203}+R_{1205})/R_{1205}=1.30VDC$

LOAD FROM POWER BUDGET
 8.5A PEAK CURRENT DRAW
 7.2A CONTINUOUS CURRENT DRAW


1.35V R1205=2.87K
 1.30V R1205=3.24K
 1.25V R1205=4.02K



TURNING ON PP2V5_PWRON WITH 1V2_PWRON
 SO THAT 1.5V IS THE FIRST RAIL UP ON KODIAK

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35381145	1	MM1571FN	U1270	CRITICAL	

PP1V5_PWRON_PULSAR



LOAD FROM POWER BUDGET
 1.3A PEAK CURRENT DRAW
 1.0A CONTINUOUS CURRENT DRAW

1.5V Vreg

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	12 OF	154
NONE			

PP1V2_ALL VOLTAGE REGULATOR



NOTE:
 SET OUTPUT=1.22-1.23V
 IRU3037ACS VREF=0.8VDC
 $V_{OUT}=V_{REF} * (R1003+R1005)/R1005=1.22-1.23VDC$


POWER BUDGET CURRENT OF TOTAL RAILS
 3.2A PEAK
 2.6A CONTINUOUS

PP1V2_PWRON FET SWITCH

PEAK CURRENT 1.3A
 1.0A CONTINUOUS

PP1V2_RUN FET SWITCH

PEAK CURRENT 1.3A IF KODIAK 1.2V CAN BE TURNED OFF IN SLEEP. 0.6A/M33 0.0A/M23 IF NOT



1.2V Vreg
 SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	13 OF	154
NONE			


PP2V5_ALL VOLTAGE REGULATOR

NOTE:
 SET OUTPUT=2.5V
 IRU3037CS VREF=1.24VDC
 $V_{OUT} = V_{REF} * (R_{1581} + R_{1582}) + 1 = 5.505VDC$
 POWER BUDGET CURRENT OF TOTAL RAILS
 0.2A PEAK
 0.1A CONTINUOUS



PP2V5_PWRON FET SWITCH PEAK CURRENT 0.1A

PP2V5_RUN FET SWITCH PEAK CURRENT 0.1A



2.5V Vreg

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	15 OF	154
NONE			



PRELIMINARY

5V & 3.3V Fets

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6790	REV.	08
	SCALE	NONE	SHT	16 OF	REV.	154

8 7 6 5 4 3 2 1

D
C
B
A

D
C
B
A

8 7 6 5 4 3 2 1


Page Notes

Power aliases required by this page:


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- VESTA1V2_BURST / VESTA1V2_PULSE
Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.

VESTA JTAG




M23: ADDED C1726 AND C1744 PER BROADCOM RECOMMENDATIONS



Vesta Core / Misc	
SYNC_MASTER=FINO-HC	SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	17	154	



PROPRIETARY

KODIAK CORE & BYPASS

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

LAST MODIFIED=Thu May 19 14:08:53 2005
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PAGE 19

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. 08
	SCALE NONE	SHIT 19	OF 154


SHASTA ALIASES

PCI_RESET_L IS AN 'AND' OF SB_PCI_RESET_L (SB) AND SYS_IO_RESET_L (SMU)




SHASTA JTAG


THESE PINS HAVE INTERNAL PULLUPS OR PULLDOWNS: JTAG_SB_TCK, JTAG_SB_TDI, JTAG_SB_TDO, JTAG_SB_TMS



SHASTA GPIO TERMINATIONS (SOME OF THESE ARE NOSTUFF ON PAGE 24)




C2055 ADDED FOR KODIAK RAM DECOUPLING PAGE 58 IS SHORT ONE CAP



KODIAK ALIASES

KODIAK JTAG_TRST PULLED HIGH TO ALLOW SMU DEBUG ACCESS



POWER / TEST / MISC





Table with 4 columns: AD, AI, AS, ADDR. It lists I2C addresses and their corresponding values for TSENSE.



NOTE: PMR_CLK_STOP CAN BE USED TO STOP ALL CLOCKS IN KODIAK USED FOR DEBUG PLACE R2012 IN AN ACCESSIBLE LOCATION

KODIAK & SHASTA MISC

NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns for SIZE, DRAWING NUMBER, REV., SCALE, and SHEET OF. Includes Apple logo and 'APPLE COMPUTER INC.' text.

Page Notes


Power aliases required by this page:
 - =PP3V3_PWRON_SB_PCI64 (VIO1) (TO 5V OR 3.3V)
 - =PP3V3_PWRON_SB_PCI32 (VIO2) (TO 5V OR 3.3V)
 - =PP3V3_PWRON_SB
 - =PP2V5_PWRON_SB
 - =PP1V2_PWRON_SB_VCORE

NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. CONNECT VIO2 TO appropriate PCI bus voltage and VIO1 TO SAME IF 64-BIT PCI, otherwise 3.3V.

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Power Sequencing:
 Must power Shasta VCore rail before any other Shasta supplies.



Shasta Core Power

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005






NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	23 OF 154		

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
I2S0_TO_SB		I2S0_DEV_TO_SB_DTI
I2S0_TO_DEV		I2S0_SB_TO_DEV_DTO
I2S0_TO_DEV	AUDIO	I2S0_MCLK
I2S0_TO_DEV		I2S0_BITCLK
I2S0_BIDIR		I2S0_SYNC
I2S1_TO_SB		I2S1_DEV_TO_SB_DTI
I2S1_TO_DEV		I2S1_SB_TO_DEV_DTO
I2S1_TO_DEV	0.25mm SPACING	I2S1_MCLK
I2S1_BIDIR		I2S1_BITCLK
I2S1_BIDIR		I2S1_SYNC
I2S2_TO_SB		I2S2_DEV_TO_SB_DTI
I2S2_TO_DEV		I2S2_SB_TO_DEV_DTO
I2S2_TO_DEV	0.25mm SPACING	I2S2_MCLK
I2S2_BIDIR		I2S2_BITCLK
I2S2_BIDIR		I2S2_SYNC
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALI
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALO
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALO_R
SB_CLK25M_ATA	0.38mm SPACING	SB_CLK25M_SATA
	P3MM SPACING	NB_TO_SB_INT
	P3MM SPACING	SB_CPU_A0_INT_L
	P3MM SPACING	SB_CPU_A1_INT_L
	P3MM SPACING	SB_CPU_B0_INT_L
	P3MM SPACING	SB_CPU_B1_INT_L
	P3MM SPACING	PCI_AIRPORT_INT_L
	P3MM SPACING	PCI_USB2_INT_L
	P3MM SPACING	I2S0_RESET_L
	P3MM SPACING	I2S1_RESET_L
	P3MM SPACING	I2S2_RESET_L
	P3MM SPACING	MB_SLOT_RESET_L
	P3MM SPACING	NB_SLOT_RESET_L
	P3MM SPACING	SB_CPU_A0_SRESET_L
	P3MM SPACING	SB_CPU_A1_SRESET_L
	P3MM SPACING	SB_CPU_B0_SRESET_L
	P3MM SPACING	SB_CPU_B1_SRESET_L



Shasta Serial / Misc

SYNC_MASTER=FINO-ME SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SIZE D	DRAWING NUMBER 051-6790	REV. 08
	SHEET 24	OF 154	



PULSAR2 POWER

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET OF		
NONE	25		154

PLACE ALL 0-OHM SERIES RESISTORS ON THIS PAGE NEAR PULSAR



QUASAR CLOCKS ARE RESISTOR DIVIDED DOWN TO 1.8V ON QUASAR PAGES

LAST MODIFIED: APR 24, 04

PULSAR2 CLOCKS

SYNC_MASTER=FINO-ME SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		26	154

N/C ALIASES

N/C RAINIER CLOCKS

NC_CLK_RAI_REFCLK_66M == CLK_RAI_REFCLK_66M 26
MAKE_BASE=TRUE

NC_CLK_RAI_GIGE_25MHZ == CLK_RAI_GIGE_25MHZ 26
MAKE_BASE=TRUE

NC_CLK_RAI_200M_P<0> == CLK_RAI_200M_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_200M_N<0> == CLK_RAI_200M_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEA_P<0> == CLK_RAI_PCIEA_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEA_N<0> == CLK_RAI_PCIEA_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEB_P<0> == CLK_RAI_PCIEB_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEB_N<0> == CLK_RAI_PCIEB_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEC_P<0> == CLK_RAI_PCIEC_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEC_N<0> == CLK_RAI_PCIEC_N<0> 26
MAKE_BASE=TRUE

N/C CPUB CLOCKS

NC_CPU_TBEN_CLK == CPU_TBEN_CLK 26
MAKE_BASE=TRUE

NC_EI_CPU_B_SYSCLK_P == EI_CPU_B_SYSCLK_P 26
MAKE_BASE=TRUE

NC_EI_CPU_B_SYSCLK_N == EI_CPU_B_SYSCLK_N 26
MAKE_BASE=TRUE

NC_CPU_B_APSYNC == CPU_B_APSYNC 26
MAKE_BASE=TRUE

CPU_TBEN_CLK IS FOR Q63 ONLY
IT IS THE INPUT TO THE AND GATE WHICH
GENERATES CPUA AND CPUB TBEN_CLK

N/C QUASAR CLOCKS

NC_RAM_ARB0_REF25MHZ == RAM_ARB0_REF25MHZ 26
MAKE_BASE=TRUE


NC_RAM_ARB1_REF25MHZ == RAM_ARB1_REF25MHZ 26
MAKE_BASE=TRUE

CLOCK CONSTRAINTS

	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	ELECTRICAL_CONSTRAINT_SET	
26 20 NB_PMR_CLK_P	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	479
26 20 NB_PMR_CLK_N	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	481
119 26 PCI_CLK66M_SB_INT		PCI_CLK_SB	P3MM_SPACING	PCI_CLK_SB	483
26 PCI_CLK33M_SB_EXT RR		PCI_CLK_SB	PCI_CLK_SB	PCI_CLK_SB	480

NOTE:
ALL OTHER CLOCK CONTRAINTS ON THEIR
RESPECTIVE BUS PAGES

26 PCI_CLK33M_USB2 == PCI_CLK33M_USB2 122
MAKE_BASE=TRUE



Pulsar Aliases

SYNC_MASTER=FINO-ME SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	27 OF 154
NONE		

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
SMU_CLK10M_XTAL	0.38MM SPACING	
SMU_CLK10M_XOUT	0.38MM SPACING	
SMU_CLK10M_XOUT_R	0.38MM SPACING	
RTC_CLK32K_X1	0.38MM SPACING	
RTC_CLK32K_X2	0.38MM SPACING	
SMU_IO_RESET_L	P3MM SPACING	
SYS_NORTH_RESET_L	0.25MM SPACING	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
SMU_RESET	0.25MM SPACING	
SMU_RESET	0.25MM SPACING	
SMU_RESET	0.38MM SPACING	
SMU_RESET	0.38MM SPACING	

SYS NORTH RESET L	28 30
SYS IO RESET L	24 10 119 122
CLOCK RESET L	26 28
SYS RESET BUTTON L	28 29

Real Time Clock



Page Notes

Power aliases required by this page:
 - =PP3V3_ALL_SMU
 - =PP3V3_ALL_RTC
 - =PP3V3_PWRON_SMU
 - =PPVREF_SMU (SMU AVCC OR 2.5V REFERENCE)

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)


NOTE: CPU current/voltage monitoring (CPU_SENSE_I/CPU_SENSE_V) requires 100K/10uF RC filter at SMU pins. Caps should connect to GND_SMU_AVSS. SMU_VREF should be same signal or reference used by monitoring circuit, but be aware that this will affect other analog inputs such as AC adapter ID.

NOTE: All analog inputs to SMU should have a 100pF capacitor to the SMU AVSS signal (GND_SMU_AVSS). None of those capacitors are provided on this page.


NOTE: Some primary and alternate functions require pull-ups that are not provided on this page. Please review the latest SMU specification to ensure missing pull-ups are provided on another page.

NOTE: Pinout matches SMU pinout v1.51.

P1[0] NOT USED --->



SMU Pull-ups / pull-down



System Management Unit

Alternate Functions

Tower & Server

Port	Alternate Function	Port	Alternate Function
31 28 CPU_VID<0>	6.0 SAT_MRESET_L	31 28 CPU_VID<3>	6.3 SMU_FAN_RPM6
31 28 CPU_VID<1>	6.1 CPU_A_INSERTED_L	31 28 CPU_VID<4>	6.4 SMU_FAN_RPM7
31 28 CPU_VID<2>	6.2 CPU_B_INSERTED_L	31 28 I2C_SMU_A_SCL_IN	3.2 NB_TDI
31 28 I2C_SMU_CPU_SDA_IN	7.2 SMU_FAN_PWM8	31 28 I2C_SMU_A_SCL_OUT_L	3.3 NB_TCK
31 28 I2C_SMU_CPU_SCL_IN	7.4 SMU_FAN_PWM9	31 28 I2C_SMU_CPU_SDA_OUT_L	8.5 NB_TMS
31 28 I2C_SMU_A_SDA_IN	3.0 I2C_SMU_A_SDA	31 28 I2C_SMU_CPU_SCL_OUT_L	10.7 NB_TDO_SMU
31 28 I2C_SMU_A_SDA_OUT_L	3.1 I2C_SMU_A_SCL		

System Management Unit

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER	REV.
NONE	D 051-6790	08
	SHEET	OF
	28	154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11483921	1	RES, 39.2 OHM, 1%, 402	R2903	20_INCH_LCD


SMU SUPPLEMENTAL (2)

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT OF	29 OF 154



SMU SUPPLEMENTAL (3)

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	30 OF 154	
NONE			

PCB: PLACE R3050, Q3050, R3051 NEAR CPU. PLACE Q3021, R3052 NEAR SMU.

SMU ALIASES

ALIASES ARE ONLY NECESSARY WHERE USE DIFFERS FROM Q63.

COMMENT (ONLY IF USE DIFFERS FROM Q63)	M23 NET NAME	M23 SMU ALLOCATION	Q63 NET NAME (SHARED PAGE)
Q63 NC'S THESE AS IT USES A SAT.		CPU_SENSE_I0 P0.0	
		CPU_SENSE_V0 P0.1	
		CPU_TEMP0 P0.2	
		CPU_BYPASS P0.3	
M23/M33 DOESN'T HAVE THOSE FANS.	NC SMU FAN RPM3	FAN_CNTRL0_4 P0.4	SMU FAN RPM3
	NC SMU FAN RPM4	FAN_CNTRL0_5 P0.5	SMU FAN RPM4
	NC SMU FAN RPM5	FAN_CNTRL0_6 P0.6	SMU FAN RPM5
Q63 USES SMU_SER_SEL FOR SPDIF-SMU-DEBUG. NOT M23/M33 FEATURE. M23/M33 DOESN'T USE. P1.0 NC ON PG 7.	NC SMU SER_SEL	SMU_SCCL_SEL P0.7	SMU SER_SEL
SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7.		CPU_SENSE_I1 P1.1	
		CPU_SENSE_V1 P1.2	
		CPU_TEMP1 P1.3	
		PS1_3 P1.3	
		PS1_4 P1.4	
M23/M33 DOESN'T USE P1.4. NC ON PG 7.		POWERFAIL* P1.5	
CPU_VID_LE0 FOR Q82. NOT M23/M33 FEATURE. CONSIDER DOOR_AJAR FOR M23/M33 DIMM ACCESS DOOR?	NC SMU CPU VID LE0	CPU_VID_LE0 P1.6	SMU FAN TACH9
CPU_VID_LE1 FOR Q82. NOT M23/M33 FEATURE. M23/M33 DOESN'T HAVE THIS FAN.	NC SYS DOOR AJAR L	DOOR_AJAR* P1.7	SYS DOOR AJAR L
	NC SMU CPU VID LE1	CPU_VID_LE1 P2.5	SMU FAN TACH6
	NC SMU FAN TACH7	FAN_TACH2_1 P2.1	SMU FAN TACH7
		FAN_TACH2_2 P2.2	
		FAN_TACH2_3 P2.3	
		FAN_TACH2_4 P2.4	
M23/M33 DOESN'T HAVE FAN TACHS P2.5, P2.6, P2.7. M23/M33 USES TACH0 (P2.2), TACH1 (P2.3), TACH2 (P2.4) ONLY.	NC SMU FAN TACH3	FAN_TACH2_5 P2.5	SMU FAN TACH3
	NC SMU FAN TACH4	FAN_TACH2_6 P2.6	SMU FAN TACH4
	NC SMU FAN TACH5	FAN_TACH2_7 P2.7	SMU FAN TACH5
M23/M33 ONLY CONNECTS I2C TO KODIAK NOW; CPU HAS PULLUPS ON ITS PG.	I2C SMU A SDA	I2C_A_DAT P3.0	I2C SMU A SDA IN
	I2C SMU A SCL	I2C_A_CLK P3.1	I2C SMU A SDA OUT L
	SMU JTAG TDI	TDI P3.2	I2C SMU A SCL IN
	SMU JTAG TCK	TCK P3.3	I2C SMU A SCL OUT L
		IIC_E_DAT P3.4	
		IIC_E_CLK P3.5	
		DIAG_LED P3.6	
		OVERTEMP* P3.7	
		CPU_VID[0] P6.0	
		CPU_VID[1] P6.1	
		CPU_VID[2] P6.2	
		CPU_VID[3] P6.3	
		CPU_VID[4] P6.4	
		CPU_VID[5] P6.5	
		DEBUG_RXD P6.6	
		DEBUG_TXD P6.7	
		IIC_B_DAT P7.0	
		IIC_B_CLK P7.1	
Q63 USE OF P7.2 IS PWM FAN SELECT BETWEEN CPU OR NB TMS AND TDO FROM/TO SMU	SMU CPU NB SEL	CPU_TMS P7.2	I2C SMU CPU SDA IN
M23/M33 DOESN'T HAVE THIS FAN (P7.4) M23/M33 USES FAN_RPM0 (P7.3), FAN_RPM1 (P7.5), FAN_RPM2 (P7.7) ONLY.	NC I2C SMU CPU SCL IN	FAN_CNTRL7_3 P7.3	I2C SMU CPU SCL IN
		FAN_CNTRL7_4 P7.4	
		FAN_CNTRL7_5 P7.5	
		VDNAP2 P7.6	
		FAN_CNTRL7_7 P7.7	
		SYSTEM_LED P8.0	
		NB_RESET* P8.1	
		PME* P8.2	
M23/M33 DOESN'T NEED TO MAKE VDNAP0 DO TRIPLE-DUTY.	SB VDNAP0	VDNAP0 P8.3	SB CPU VDNAP0 OR QREQ OR SPDIF
		SLEWING* P8.4	
	SMU JTAG TMS	DR_5 P8.5	I2C SMU CPU SDA OUT L
		POWERUP* P8.6	
		SLEEP P8.7	
		CLK_RESET* P9.0	
Q63 USE OF P9.1 IS TACH 8.	CPU HRESET	CPU_HRESET P9.1	SMU FAN TACH8
		SMU_DOORBELL* P9.2	
		STOP_XTAL* P9.3	
SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7. M23/M33 HAS NO SLOTS.	NC SLOT TOTAL PWR	PS9_5 P9.5	SYS SLOT PWR
		PS9_6 P9.6	
		VDNAP1 P10.0	
		IO_RESET* P10.1	
		SUSPEND_ACK* P10.2	
		SUSPEND_IO_ACK* P10.3	
		SUSPEND_REQ* P10.4	
		PWR_BUTTON* P10.5	
		RST_BUTTON* P10.6	
	SMU JTAG TDO	TDO P10.7	I2C SMU CPU SCL OUT L




SMU SUPPLEMENTAL (4)

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	31	154	



M23: ODD FAN
M33: ODD FAN


M23: HD FAN
M33: CPU FAN

Fan 0, 1 & System Temp

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	32 OF 154



Fan 2 & HD Temp

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. 08
	SCALE NONE	SHT 33 OF	154

SMU AND NB I2C A BUS

SB I2C BUS

SMU I2C B BUS

SMU I2C E BUS

NB I2C C BUS

NB I2C B BUS

I2C Connections

SYNC_MASTER=FINO-ME SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	39 OF 154	
NONE			





U1900
BGA
(7 OF 10)
PART 0
PWR/GND

KODIAK-ASTC-040812

KODIAK EI PWR & CAPS
 SYNC_MASTER=Q63 SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	41 OF		154

D

D

C


C

B

B

A

A




KODIAK DEFINES ADO
 AS AN INPUT AND ADI
 AS AN OUTPUT. NETS
 NAMED APPROPRIATELY.

PLEASE FOLLOW THE NAMING CONVENTION OF BUSES FOR DIRECTION
 OF SIGNALS. BUSES ARE NAMED FROM THE PERSPECTIVE OF THE CPU
 PLEASE HAVE THE KODIAK TEAM REVIEW

EI_BUS SYS_CLK CONSTRAINTS MOVED TO PAGE 56 TO SUPPORT M23/M33

KODIAK EI A		
SYNC_MASTER=Q63	SYNC_DATE=05/18/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	42	154	



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0920	353S0867		U4310	PERICOM ANALOG SWITCH CRITICAL

CPU EI AND IO

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		43	154

PLEASE FOLLOW THE NAMING CONVENTION OF BUSES FOR DIRECTION OF SIGNALS. BUSES ARE NAMED FROM THE PERSPECTIVE OF THE CPU. PLEASE HAVE THE KODIAK TEAM REVIEW.

EI OUTPUT TO CPU B

EI INPUT FROM CPU B




KODIAK DEFINES ADO AS AN INPUT AND ADI AS AN OUTPUT. NETS NAMED APPROPRIATELY.

WE MAY NEED A DIFFERENT ELECTRICAL_CONSTRAINT_SET FOR CPU_A AND CPU_B.


EI_BUS SYS_CLK CONSTRAINTS MOVED TO PAGE 56 TO SUPPORT M23/M33

API-PROC B (2 OF 10) U1900 BGA KODIAK-ASIC-040812

WIRE TP_NB_APSYNC TO A TEST POINT




PULL DOWN QREQS TO NB



KODIAK EI B		
SYNC_MASTER=Q63	SYNC_DATE=05/18/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT OF	44 154



NOTES

JTAG DRIVEN ON SMU PG 30
 QREQ PULLDOWNS ON Q63 SHARED PAGE
 SRESET DRIVEN ON PG 56
 INT DRIVEN BY KODIAK

4.7K RESISTORS FOR MANUFACTURING-TEST-TYPE PULLUPS OR PULLDOWNS.
 1K RESISTORS FOR IMPORTANT USE OR STRAPPING OPTIONS.

>= 1.8 GHZ *

SELECT PROCESSOR CLOCK MULTIPLIER. PROCESSOR CLOCK(MHZ)= SYSTCLOCK * PLLMULT.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
* 116S0066	1	RES,1K OHM,1/16W,5%,0402	R4734	EI_2T01
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4718	EI_2T01

SYSCLK * 12
 SYSCLK * 8

SELECT EI BUS DIVIDER. BUS DATA RATE(BPS)= (PROCESSOR CLOCK) / BUSCFG.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4726,R4728	EI_2T01
* 116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4726,R4712	EI_3T01
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4710,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4710,R4712	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4726,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4712	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4712	NOSTUFF

PROC / 2
 PROC / 3
 PROC / 4
 PROC / 6
 PROC / 8
 PROC / 12
 PROC / 16

SELECT ELASTIC MODE OR BYPASS.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
* 116S0066	1	RES,1K OHM,1/16W,5%,0402	R4736	
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4720	NOSTUFF

BYPASS MODE

SELECT PLL FREQUENCY RANGE.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4730,R4732	CPU_PLL_LOW
* 116S0066	2	RES,1K OHM,1/16W,5%,0402	R4730,R4716	CPU_PLL_HIGH
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4714,R4732	CPU_PLL_MEDIUM
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4714,R4716	NOSTUFF


RESERVED

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4722	AVPRESET OFF
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4738	AVPRESET ON

AVPRESET OFF
 AVPRESET ON

* STUFF THESE ON M23.

PROCESSOR BUS CONFIGURATION



CPU STRAPS


SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET OF		
NONE	47 OF		154



CPU POWER AND BYPASS

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. 08
	SCALE NONE	SHEET 48	OF 154



PROC DECOUPLING


SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	49	154	



	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
VC_OSCREF	0.25 MM	0.20 MM	4820
CPU_VID_R<0..5>	0.25 MM	0.20 MM	4810
VC_DACSTEP	0.25 MM	0.20 MM	4831
VC_AGNND	0.50 MM	0.20 MM	4825
VC_BGOUT	0.25 MM	0.20 MM	4815
VC_OS1	0.25 MM	0.20 MM	4820
VC_OS2	0.25 MM	0.20 MM	4822
VC_VCC	0.25 MM	0.25 MM	4833
VC_OS_HUB	0.25 MM	0.20 MM	4823
VC_OUTSEN	0.25 MM	0.20 MM	4824
VC_OUTSEN_R	0.25 MM	0.20 MM	4827
VCORE_SENSE_GND	0.25 MM	0.20 MM	4828
VCORE_SENSE_VOUT	0.25 MM	0.20 MM	4829
VC_AUX1	0.25 MM	0.25 MM	4832
VC_AUX2	0.25 MM	0.25 MM	4834
VC_OUT1	0.45 MM	0.25 MM	4834
VC_OUT2	0.45 MM	0.25 MM	4835
VC_ERRROUT	0.25 MM	0.20 MM	4832
VC_ERRROUT_RC	0.25 MM	0.20 MM	4834
VC_OS_HUB_RC	0.25 MM	0.20 MM	4834
EI_REPCLK_AVDD	0.50 MM	0.08 MM	4810

CPU Vcore VREG

SYNC_MASTER=M23-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHT	REV.
	NONE	50 OF 154	08




CPU VCORE MORE BYPASS

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	52	154	

8

7

6

5


4

3

2

1

PROCESSOR AVDD VREG



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S0671	1	IIC,MM1572FN,2.5V,150MA,REG,5P SOT-25A	U5470	AVDD_2V5
353S0807	1	IIC,MM1572,2.8V,150MA,REG,5P SOT-25A	U5470	AVDD_2V8



CPU AVDD VREG

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	54	154	

8

7

6

5


4

3


2

1


PROCESSOR TEMP SENSE (TDIODE EXCITATION CIRCUIT AND OPAMP)



PROCESSOR VCORE VOLTAGE SENSE




2.5V PRECISION VOLTAGE REFERENCE SOURCE




PHYSICAL CONSTRAINTS

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
TD0_<1..4>	0.25 MM	0.25 MM
PP12V_CPU_R	0.60 MM	0.25 MM
TD0_CURRENT	0.25 MM	0.25 MM
TD0_BUFFERED	0.25 MM	0.25 MM
KP_V<1..2>	0.25 MM	0.25 MM
CPU_SENSE_KP_V	0.25 MM	0.25 MM
PP3V3_OPAMP	0.60 MM	0.25 MM
INA138_OUT	0.25 MM	0.25 MM
CPU_SENSE_I_R	0.25 MM	0.25 MM
CPU_SENSE_I	0.25 MM	0.25 MM
CPU_SENSE_V	0.25 MM	0.25 MM
CPU_TEMP	0.25 MM	0.20 MM
CPU_TEMP_R	0.25 MM	0.20 MM
AVDDVC_NOISE	0.25 MM	0.20 MM
AVDDVB_CONT	0.25 MM	0.20 MM
PP12V_CPU_R	0.60 MM	0.25 MM
DAGND	0.60 MM	0.25 MM

FMAX CONNECTOR



PROCESSOR VCORE CURRENT SENSE (USING 12V INPUT CURRENT TO DERIVE CPU CURRENT)



T, V, I SENSORS

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET	OF	
NONE	55	154	

CONNECT PULSAR CLKS TO CPU/NB

Table with 2 columns: Signal Name, Component/Constraint. Includes EI_CPU_SYSCLK_P, EI_CPU_SYSCLK_N, EI_CPU_APSYNC, EI_CPU_TBEN_CLK, EI_NB_APSYNC.

CONNECT KODIAK EI A TO/FROM CPU

Table with 2 columns: Signal Name, Component/Constraint. Includes EI_NB_TO_CPU_CLK_P, EI_NB_TO_CPU_CLK_N, EI_NB_TO_CPU_CLK_N, EI_NB_TO_CPU_AD<0..43>, EI_NB_TO_CPU_SR_P<0..1>, EI_NB_TO_CPU_SR_N<0..1>.

Table with 2 columns: Signal Name, Component/Constraint. Includes EI_CPU_TO_NB_CLK_P, EI_CPU_TO_NB_CLK_N, EI_CPU_TO_NB_CLK_N, EI_CPU_TO_NB_AD<0..43>, EI_CPU_TO_NB_SR_P<0..1>, EI_CPU_TO_NB_SR_N<0..1>.

CONNECT CPU TO KODIAK QREQ A0

Table with 2 columns: Signal Name, Component/Constraint. Includes CPU_TO_NB_QREQ_L, CPU_A0_TO_NB_QREQ_L.

CONNECT CPU TO KODIAK QACK A0, NC OTHERWISE

Table with 2 columns: Signal Name, Component/Constraint. Includes CPU_QACK_L, NC_CPU_A1_QACK_L, NC_CPU_B0_QACK_L, NC_CPU_B1_QACK_L.

CONNECT CPU TO KODIAK/SHASTA INT A0, NC OTHERWISE

Table with 2 columns: Signal Name, Component/Constraint. Includes CPU_INT_L, NC_NB_CPU_A1_INT_L, NC_NB_CPU_B0_INT_L, NC_NB_CPU_B1_INT_L.

CONNECT CPU TO SHASTA SRESET A0, NC OTHERWISE


Table with 2 columns: Signal Name, Component/Constraint. Includes CPU_SRESET_L_R, NOTUSED_CPU_A1_SRESET_L, NOTUSED_CPU_B0_SRESET_L, NOTUSED_CPU_B1_SRESET_L.

WIRE OUT KODIAK AND CPU SIGNALS FOR TP'S

Table with 2 columns: Signal Name, Component/Constraint. Includes TP_NB_B_TRIGGER_OUT, TP_NB_A_TRIGGER_OUT, TP_CPU_APSYNCOUT, TP_CPU_TRIGGER_IN, TP_CPU_TRIGGER_OUT, NC_PSR0, NC_PSR0_ENABLE, TP_CPU_ATTENTION, NC_CPU_AFN.

REMEMBER TO UPDATE NO_TEST PROPERTIES ON PG 6

CPU_CHKSTOP OR MCP TO NB



EI BUS AND SYSCLK CONSTRAINT LABELS

Table with 5 columns: Signal Name, ELECTRICAL_CONSTRAINT_SET, NET_SPACING_TYPE, NET_PHYSICAL_TYPE, DIFFERENTIAL_PAIR. Lists constraints for EI_CPU_TO_NB_CLK_P, EI_CPU_TO_NB_CLK_N, EI_CPU_TO_NB_AD, EI_CPU_TO_NB_SR_P, EI_CPU_TO_NB_SR_N, EI_NB_TO_CPU_CLK_P, EI_NB_TO_CPU_CLK_N, EI_NB_TO_CPU_AD, EI_NB_TO_CPU_SR_P, EI_NB_TO_CPU_SR_N, EI_NB_APSYNC, EI_CPU_APSYNC, EI_CPU_SYSCLK_P, EI_CPU_SYSCLK_N, EI_CPU_TO_NB_SR_P, EI_CPU_TO_NB_SR_N, EI_NB_APSYNC, EI_CPU_APSYNC, EI_CPU_SYSCLK_P, EI_CPU_SYSCLK_N, EI_NB_SYSCLK_P, EI_NB_SYSCLK_N, EI_CPU_TO_NB_AD<22>, EI_CPU_TO_NB_AD<23..43>.


NC KODIAK EI B OUTPUT PORT

Table with 2 columns: Signal Name, Component/Constraint. Includes NC_EI_NB_TO_CPU_B_CLK_P, NC_EI_NB_TO_CPU_B_CLK_N, NC_EI_NB_TO_CPU_B_AD<0..43>, NC_EI_NB_TO_CPU_B_SR_P<0..1>, NC_EI_NB_TO_CPU_B_SR_N<0..1>.

NC KODIAK EI B INPUT PORT


Table with 2 columns: Signal Name, Component/Constraint. Includes NC_EI_CPU_B_TO_NB_CLK_P, NC_EI_CPU_B_TO_NB_CLK_N, NC_EI_CPU_B_TO_NB_AD<0..43>, NC_EI_CPU_B_TO_NB_SR_P<0..1>, NC_EI_CPU_B_TO_NB_SR_N<0..1>.

PULLUPS FOR SRESET'S FROM SHASTA



SRESET LEVEL-TRANSLATOR AND TWO-WAY GLITCH PROTECT

BUFFER LEVEL-SHIFTS SHASTA'S 3.3V PUSH-PULL SIGNAL TO CPU FOR FAST RISE/FALL TRANSITIONS. BUFFER HIGH-Z'S OUTPUT WHEN PROC VCORE NOT POWERED BUT OVOID IS, TO PROTECT OVDD-LEVEL OUTPUT FROM CPU SRESET PIN.



NOTE, NB UNUSED INTS DO NOT REQUIRE PULLUPS, ONLY SHASTA (SINCE ITS OUTPUTS ARE TEMPORARILY INPUTS ON BOOTUP).

INT PULLUP IS SO INT PIN IS NOT FLOATING TO PROCESSOR BUT WEAK TO ALLOW KODIAK TO DRIVE PUSH-PULL STRONGLY


CPU ALIASES & MISC

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SCALE, SHEET, OF, DRAWING NUMBER, REV. Includes Apple logo and text: APPLE COMPUTER INC., D, 051-6790, 08, NONE, 56, 154.




U1900
(8 OF 10)
PART 1 OF 10
PWR/GND

KODIAK-AS1C-040812

Q63: SEE P.20 FOR MORE DECOUPLING CAPS FOR THESE PINS.

KODIAK NBMEM PWR & CAPS
 SYNC_MASTER=Q63 SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	58 OF		154



U1900
BGA
(4 OF 10)
INTERFACE - DATA MEMORY

U1900
BGA
(3 OF 10)
INTERFACE - CONTROL MEMORY

Kodiak 128bit CS/CKE/ODT mapping (Q63 style)

DIMM RANK	CS*	CKE	ODT	M23 Function	D bits
A0	0	1	0	onboard DRAM	0:63
A1	1	1	0	*unused*	0:63
B2	8	0	4	U6700 rank 1	64:127
B3	9	1	1	U6700 rank 2	64:127
C4	2	2	1	*unused*	0:63
C5	3	3	1	*unused*	0:63
D6	10	3	2	*unused*	0:63
D7	11	3	5	*unused*	64:127
E8	5	5	2	*unused*	0:63
E9	6	5	5	*unused*	0:63
F10	13	4	6	*unused*	64:127
F11	14	4	6	*unused*	64:127
G12	7	7	3	*unused*	0:63
G13	9	9	3	*unused*	0:63
H14	14	6	7	*unused*	64:127
H15	15	6	7	*unused*	64:127

Kodiak 128bit CS/CKE/ODT mapping (v1.1 only)

DIMM RANK	CS*	CKE	ODT	M23 Function	D bits
A0	0	0	0	onboard DRAM	0:63
A1	1	1	0	*unused*	0:63
B2	4	4	2	U6700 rank 1	64:127
B3	5	5	5	U6700 rank 2	64:127
C4	3	3	1	*unused*	0:63
C5	3	3	1	*unused*	0:63
D6	6	6	7	*unused*	64:127
D7	7	7	7	*unused*	64:127

DQ/DQS OKAY TO TIE TO GROUND FOR THERMALS

PLACE CLOSE TO KODIAK PIN WITHIN 20MIL FROM VIA FOR EACH VREF

Kodiak Memory Dq/Ctl

SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6790	08
SHEET		OF	
59		154	

KODIAK MEMORY INTERFACE



APPLE COMPUTER INC.



ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
RAM_CLKA_P	RAM_CLK	RAM_CLK	RAM_KODIAK_CLK_DP
RAM_CLKA_N	RAM_CLK	RAM_CLK	RAM_KODIAK_CLK_DP
RAM_DIMM_A_CLK_P0	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK0_DP
RAM_DIMM_A_CLK_N0	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK0_DP
RAM_DIMM_A_CLK_P1	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK1_DP
RAM_DIMM_A_CLK_N1	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK1_DP
RAM_DIMM_A_CLK_P2	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK2_DP
RAM_DIMM_A_CLK_N2	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK2_DP
RAM_ONBOARD_CLK_P0_1	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK0_DP
RAM_ONBOARD_CLK_N0_1	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK0_DP
RAM_ONBOARD_CLK_P2_3	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK2_DP
RAM_ONBOARD_CLK_N2_3	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK2_DP
RAM_ONBOARD_CLK_P4_5	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK4_DP
RAM_ONBOARD_CLK_N4_5	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK4_DP
RAM_ONBOARD_CLK_P6_7	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK6_DP
RAM_ONBOARD_CLK_N6_7	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK6_DP
RAM_CLK_FBIN_P	RAM_FB_CLK_EC	RAM_CLK	RAM_FBIN_CLK_DP
RAM_CLK_FBIN_N	RAM_FB_CLK_EC	RAM_CLK	RAM_FBIN_CLK_DP
RAM_CLK_FBOUT_P	RAM_FB_CLK_EC	RAM_CLK	RAM_FBOUT_CLK_DP
RAM_CLK_FBOUT_N	RAM_FB_CLK_EC	RAM_CLK	RAM_FBOUT_CLK_DP
RAM_DS0<7..0>	RAM_DS0_EC	RAM_CAD	RAM_DS0_DP
RAM_DS0_P<0>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0_N<0>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0<15..8>	RAM_DS0_EC	RAM_CAD	RAM_DS0_DP
RAM_DS0_P<1>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0_N<1>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0<23..16>	RAM_DS0_EC	RAM_CAD	RAM_DS0_DP
RAM_DS0_P<2>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0_N<2>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0<31..24>	RAM_DS0_EC	RAM_CAD	RAM_DS0_DP
RAM_DS0_P<3>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0_N<3>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0<39..32>	RAM_DS0_EC	RAM_CAD	RAM_DS0_DP
RAM_DS0_P<4>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0_N<4>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0<47..40>	RAM_DS0_EC	RAM_CAD	RAM_DS0_DP
RAM_DS0_P<5>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0_N<5>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0<55..48>	RAM_DS0_EC	RAM_CAD	RAM_DS0_DP
RAM_DS0_P<6>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0_N<6>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0<63..56>	RAM_DS0_EC	RAM_CAD	RAM_DS0_DP
RAM_DS0_P<7>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0_N<7>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0<71..64>	RAM_DS0_EC	RAM_CAD	RAM_DS0_DP
RAM_DS0_P<8>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0_N<8>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0<79..72>	RAM_DS0_EC	RAM_CAD	RAM_DS0_DP
RAM_DS0_P<9>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0_N<9>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0<87..80>	RAM_DS0_EC	RAM_CAD	RAM_DS0_DP
RAM_DS0_P<10>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0_N<10>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0<95..88>	RAM_DS0_EC	RAM_CAD	RAM_DS0_DP
RAM_DS0_P<11>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0_N<11>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0<103..96>	RAM_DS0_EC	RAM_CAD	RAM_DS0_DP
RAM_DS0_P<12>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0_N<12>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0<111..104>	RAM_DS0_EC	RAM_CAD	RAM_DS0_DP
RAM_DS0_P<13>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0_N<13>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0<119..112>	RAM_DS0_EC	RAM_CAD	RAM_DS0_DP
RAM_DS0_P<14>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0_N<14>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0<127..120>	RAM_DS0_EC	RAM_CAD	RAM_DS0_DP
RAM_DS0_P<15>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0_N<15>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0<127..0>	RAM_DS0_EC	RAM_CAD	RAM_DS0_DP
RAM_DS0_P R<15..0>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_DS0_N R<15..0>	RAM_DS0_EC	RAM_DS0	RAM_DS0_DP
RAM_A<15..14>	RAM_A_CTL_EC	RAM_CAD	RAM_A_CTL_DP
RAM_A<13..0>	RAM_A_CTL_EC	RAM_CAD	RAM_A_CTL_DP
RAM_BA<1..0>	RAM_A_CTL_EC	RAM_CAD	RAM_A_CTL_DP
RAM_BA<2>	RAM_A_CTL_1_EC	RAM_CAD	RAM_A_CTL_DP
RAM_BAS_L	RAM_A_CTL_EC	RAM_CAD	RAM_A_CTL_DP
RAM_CAS_L	RAM_A_CTL_EC	RAM_CAD	RAM_A_CTL_DP
RAM_WE_L	RAM_A_CTL_EC	RAM_CAD	RAM_A_CTL_DP
RAM_A R<15..0>	RAM_CAD	RAM_CAD	RAM_CAD
RAM_BA R<2..0>	RAM_CAD	RAM_CAD	RAM_CAD
RAM_RAS_L_R	RAM_CAD	RAM_CAD	RAM_CAD
RAM_CAS_L_R	RAM_CAD	RAM_CAD	RAM_CAD
RAM_WE_L_R	RAM_CAD	RAM_CAD	RAM_CAD

RAM_CLK PRIMARY SPACING SET BASED ON DIFF IMPEDANCE
RAM_CLK LINE-LINE SPACING SET TO 15MIL
TOTAL LENGTH TOLERANCE = 20PS = 2.82MM
RAM_CAD SPACING IS 10MIL


Parallel Term

SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I I NOT TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




Main Memory Clock Buffer

SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	62	154	



MEMORY ADDR BRANCHING

SYNC_MASTER=FINO-EG SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	63	154	



PLACE CAPS CLOSE TO VDD/VDDQ PINS OF DIMM SOCKET



KEY
J6700

65 VSS	185	RAM_DIMM_CLK_P0	61 62
66 CK0_L	186	RAM_DIMM_CLK_N0	61 62
67 VDD (F-RT-TH (2 OF 2))	187		
68 NC/PAR_IN	188	RAM_A<0>	61 61 68
69 VDD	189	RAM_BA<1>	61 61 68
70 A10/AP	190	RAM_RAS_L	61 61 68
71 BA1	191	RAM_CS_DIMM_A	61
72 VDDQ	192		
73 RAS_L	193	RAM_ODT_DIMM_A	61
74 SO_L	194		
75 VDDQ	195		
76 VDDQ	196	RAM_A<13>	61 61 68
77 S1_L	197		
78 ODT	198		
79 VDDQ	199	RAM_DQ<99>	61 61
80 DQ32	200	RAM_DQ<97>	61 61
81 DQ33	201		
82 VSS	202		
83 DM4/DQS13	203		
84 DQS4_L	204		
85 VSS	205	RAM_DQ<98>	61 61
86 DQ34	206	RAM_DQ<103>	61 61
87 DQ35	207		
88 DQ44	208	RAM_DQ<107>	61 61
89 DQ45	209	RAM_DQ<108>	61 61
90 DQ41	210		
91 VSS	211		
92 DM5/DQS14	212		
93 DQS5_L	213		
94 DQS5	214	RAM_DQ<110>	61 61
95 DQ46	215	RAM_DQ<106>	61 61
96 DQ42	216		
97 VSS	217	RAM_DQ<115>	61 61
98 DQ52	218	RAM_DQ<116>	61 61
99 DQ53	219		
100 VSS	220	RAM_DIMM_CLK_P2	61 62
101 CK2/RFU	221	RAM_DIMM_CLK_N2	61 62
102 SA2	222		
103 NCTEST	223		
104 VSS	224		
105 DM6/DQS15	225		
106 DQS6_L	226	RAM_DQ<113>	61 61
107 DQ54	227	RAM_DQ<119>	61 61
108 DQ55	228		
109 VSS	229	RAM_DQ<125>	61 61
110 DQ51	230	RAM_DQ<126>	61 61
111 DQ56	231		
112 VSS	232		
113 DM7/DQS16	233		
114 DQS7_L	234		
115 DQS7	235	RAM_DQ<121>	61 61
116 VSS	236	RAM_DQ<123>	61 61
117 DQ62	237		
118 DQ58	238		
119 DQ59	239		
120 VSS	240		
121 VDDSPD	241		
122 SA0	242		
123 SDA	243		
124 SCL	244		

Memory Dimm A

SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING




I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE: D SCALE: NONE	DRAWING NUMBER: 051-6790 SHEET OF: 67 OF 154	REV: 08
---------------------	-------------------------------	--	----------------


ONBOARD MEMORY SHOULD FOLLOW SPEC FOR RAW CARD VERSION A



VIAS FOR ECC STUB




VIAS FOR ECC STUB



MLB Mem Series Term
 SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	68	154	



DOES VDDL NEED A SPECIAL FILTER?
CHECK DECOUPLING - TRY TO MATCH SINGLE RANK DIMM

On-Board DDR SDRAM


SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
333T0032	4	IC, SDRAM, DDR2, 512MBIT, X8	U6900, U6910, U6920, U6930	
333T0032	4	IC, SDRAM, DDR2, 512MBIT, X8	U7040, U7050, U7060, U7070	

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. 08
	SCALE NONE	SHEET 69	OF 154



DOES VDDL NEED A SPECIAL FILTER?
CHECK DECOUPLING - TRY TO MATCH SINGLE RANK DIMM


On-Board DDR SDRAM

SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6790	08
SIZE		OF 154	
SCALE		70	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
33880239	1	IC,RV370 XT, GRAPHICS CTLR	U8400	RV370XT
33880244	1	IC,RV380 XT, GRAPHICS CTLR	U8400	RV380XT

REMOVED COMPLIANCE TEST POINTS
 FINO WILL PLACE COUPLING CAPACITORS ON RECEIVING SIDE
 (THIS IS ALLOWED FOR CHIP TO CHIP PCIE)
 CAP PAD CAN BE USED FOR COMPLIANCE TEST




GPU PCIe		
SYNC_MASTER=FINO-DD	SYNC_DATE=MASTER	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	84 OF 154		

GPU VCORE VREG

NOTE:
 SET OUTPUT = 1.25V +/- 2% FOR RV370 XT
 1.30V +/- 2% FOR RV380 XT
 IRU3037ACS VREF = 0.8 VDC
 $V_{OUT} = V_{REF} * (R8503 + R8505) / R8505$ M23=1.250V
 M33=1.295V
 PEAK CURRENT OF PPVCORE_GPU
 7.2A WITH RV370 XT
 8.3A WITH RV380 XT



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11450291	1	RES, 5.62K OHM, 1/16W, 1%, 0402	R8503	RV370XT
11450295	1	RES, 6.19K OHM, 1/16W, 1%, 0402	R8503	RV380XT


GPU 1.7V VDDC_CT

GPU 1.20V PCIE PVDD




GPU 1.80V TPVDD

GPU 2.5V A2VDD



GPU 1.8V VREG




Graphics Vregs

SYNC_MASTER=M23-DD SYNC_DATE=MASTER
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

POWER SEQUENCING FOR RV370/80: =PP3V3_GPU > =PPV_GPU_MEM > VDDC_CT > PPVCORE_GPU
 PP2V5_GPU_A2VDD > PP1V8_GPU > PCIE_PVDD

THE ENTIRE SEQUENCE SHOULD TAKE LESS THAN 40 MS (T1+T3 IN DATABOOK)
 HOWEVER IDEALLY ALL POWER RAILS SHOULD RAMP TOGETHER
 POWER DOWN SEQUENCE SHOULD BE IN REVERSE ORDER


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		85	154



U8400
RV370XT
BGA
(2 OF 5)
OMIT
CORE POWER

GPU Core Power
 SYNC_MASTER=FINO-DD SYNC_DATE=MASTER
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	86 OF		154



- C8700 10UF 205 10V CERM 805
- C8701 10UF 205 10V CERM 805
- C8702 0.1UF 205 10V CERM 402
- C8703 0.1UF 205 10V CERM 402
- C8704 0.1UF 205 10V CERM 402
- C8705 0.1UF 205 10V CERM 402
- C8706 0.1UF 205 10V CERM 402
- C8707 0.1UF 205 10V CERM 402
- C8708 0.1UF 205 10V CERM 402
- C8709 0.1UF 205 10V CERM 402
- C8710 0.1UF 205 10V CERM 402
- C8711 0.1UF 205 10V CERM 402
- C8712 0.1UF 205 10V CERM 402
- C8713 0.1UF 205 10V CERM 402
- C8714 0.1UF 205 10V CERM 402
- C8715 0.1UF 205 10V CERM 402
- C8716 0.1UF 205 10V CERM 402
- C8717 0.1UF 205 10V CERM 402
- C8718 0.1UF 205 10V CERM 402
- C8719 0.1UF 205 10V CERM 402

OMIT
U8400
RV370XT
 BGA
 (3 OF 5)

OMIT
U8400
RV370XT
 BGA
 (4 OF 5)

MEMORY INTERFACE A

MEMORY INTERFACE B

MEMVMODE	01
* 1.8V	01
2.5V	10
2.8V	11

GPU Frame Buffer

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHT	REV.
	NONE	87 OF 154	08

8

7

6

5

4

3





2

1





FRAME BUFFER A TERMINATION

PLACE R'S CLOSE TO MEMORY

PLACE CLOCK TERMINATION AFTER MEMORY
GPU -> MEMORY -> TERMINATION



FRAME BUFFER B TERMINATION



	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
88 87	FBD<127..0>	GPU_FR	GPU_FR	4391
88 87	RFBD<127..0>	GPU_FR	GPU_FR	4392
88 87	FBA<13..0>	GPU_FR	GPU_FR	4393
88 87	FBBA<13..0>	GPU_FR	GPU_FR	4394
88 87	FBDQOM<15..0>	GPU_FR	GPU_FR	4395
88 87	FBDQOS<15..0>	GPU_FR	GPU_FR	4396
88 87	FBARAS L	GPU_FR	GPU_FR	4397
88 87	FBACAS L	GPU_FR	GPU_FR	4398
88 87	FBAWE L	GPU_FR	GPU_FR	4399
88 87	FBACSO L	GPU_FR	GPU_FR	4400
88 87	FBACKE	GPU_FR	GPU_FR	4401
88 87	FBBRAS L	GPU_FR	GPU_FR	4402
88 87	FBBCAS L	GPU_FR	GPU_FR	4403
88 87	FBBWE L	GPU_FR	GPU_FR	4404
88 87	FBBCSO L	GPU_FR	GPU_FR	4405
88 87	FBBCKE	GPU_FR	GPU_FR	4406

	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
88 88 87	FBACLK0	GPU_FBCLK	GPU_FBCLK	4407
88 88 87	FBACLK0 L	GPU_FBCLK	GPU_FBCLK	4408
88 88 87	FBACLK1	GPU_FBCLK	GPU_FBCLK	4409
88 88 87	FBACLK1 L	GPU_FBCLK	GPU_FBCLK	4410
88 88 87	FBCLK0	GPU_FBCLK	GPU_FBCLK	4411
88 88 87	FBCLK0 L	GPU_FBCLK	GPU_FBCLK	4412
88 88 87	FBCLK1	GPU_FBCLK	GPU_FBCLK	4413
88 88 87	FBCLK1 L	GPU_FBCLK	GPU_FBCLK	4414

FB Series Termination

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-6790 REV: 08

SCALE: NONE SHEET: 88 OF 154

8

7

6







5

4

3

2

1



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_350MHZ_HYN

GPU GDDR SDRAM A

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER





NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB64MB_300MHZ_SAM	SAMSUNG
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_300MHZ_SAM	
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_350MHZ_SAM	
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB64MB_300MHZ_HYN	HYNIX
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_300MHZ_HYN	
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_350MHZ_HYN	

GPU GDDR SDRAM B
 SYNC_MASTER=FINO-DD SYNC_DATE=MASTER


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.
 SCALE: NONE
 SHEET: 90 OF 154
 DRAWING NUMBER: D 051-6790
 REV: 08

ATI STRAPS






MEMORY STRAPS



GPIO<7> - MEMORY DIE REVISION
 0 - ORIGINAL DIE REVISION
 1 - NEW (FUTURE) DIE REV
 GPIO<10> - MEMORY VENDOR
 0 - SAMSUNG
 1 - HYNIX
 GPIO<14> - MEMORY DENSITY
 0 - 4MX32
 1 - 8MX32
 DVPPDATA<3,4> - SPEED
 00 - 325E / 200M
 01 - 400E / 300M
 10 - 500E / 350M
 11 - RESERVED FOR FUTURE USE

APPLE GPIOS

PROTOL HACK TO PROVIDE 91% DUTY CYCLE 25KHZ PWM
 DEVELOPMENT R9250




GPU Straps

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		92	154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0131	1	RES,130 OHM,1/16W,1%,0402	R9373	RV370XT
114S0134	1	RES,140 OHM,1/16W,1%,0402	R9373	RV380XT

GPU DVI & DACs


SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET	OF	
NONE	93	154	

INTERNAL LCD





PLACE R9600-R9604, C9600 AS CLOSE TO GPU AS POSSIBLE


PLACE FILTER CLOSE TO TMSD CONNECTOR




PANEL POWER SEQUENCING





INTERNAL TMSD CONNECTOR




INVERTER INTERFACE



EXTERNAL VGA CONNECTOR



PLACE R9321-3 & FL9600-2 CLOSE TO J9603



TMSD/Inverter/ExtVGA

SYNC_MASTER=M23-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		96	154



KODIAK HT16

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY
 LAST MODIFIED=Thu May 19 14:09:51 2005
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT OF	PAGE
NONE	98	154



APPLE COMPUTER INC.

PAGE 98

	8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
	<table border="1"> <thead> <tr> <th>SIG_NAME</th> <th>MAKE_BASE</th> <th>DIFFERENTIAL_PAIR</th> <th>EC_SET</th> <th>NET_PHYSICAL_TYPE</th> <th>NET_SPACING_TYPE</th> <th></th> <th></th> <th></th> </tr> </thead> <tbody> <tr> <td>9803 HT_NB_TO_MB_CLK_N<0></td> <td>HT_NB_TO_SB_CLK_N<0></td> <td>TRUE</td> <td>HT_NB_TO_SB_CLK</td> <td>HT_NB_TO_SB_PP</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CLK</td> <td>HT_NB_TO_SB_CLK</td> <td>HT_MB_TO_SB_CLK_N<0></td> </tr> <tr> <td>9803 HT_NB_TO_MB_CLK_P<0></td> <td>HT_NB_TO_SB_CLK_P<0></td> <td>TRUE</td> <td>HT_NB_TO_SB_CLK</td> <td>HT_NB_TO_SB_PP</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CLK</td> <td>HT_NB_TO_SB_CLK</td> <td>HT_MB_TO_SB_CLK_P<0></td> </tr> <tr> <td>9803 HT_NB_TO_MB_CAD_N<0></td> <td>HT_NB_TO_SB_CAD_N<0></td> <td>TRUE</td> <td>HT_NB_TO_SB_CAD0</td> <td>HT_NB_TO_SB_PP</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_MB_TO_SB_CAD_N<0></td> </tr> <tr> <td>9803 HT_NB_TO_MB_CAD_P<0></td> <td>HT_NB_TO_SB_CAD_P<0></td> <td>TRUE</td> <td>HT_NB_TO_SB_CAD0</td> <td>HT_NB_TO_SB_PP</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_MB_TO_SB_CAD_P<0></td> </tr> <tr> <td>9803 HT_NB_TO_MB_CAD_N<1></td> <td>HT_NB_TO_SB_CAD_N<1></td> <td>TRUE</td> <td>HT_NB_TO_SB_CAD1</td> <td>HT_NB_TO_SB</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_MB_TO_SB_CAD_N<1></td> </tr> <tr> <td>9803 HT_NB_TO_MB_CAD_P<1></td> <td>HT_NB_TO_SB_CAD_P<1></td> <td>TRUE</td> <td>HT_NB_TO_SB_CAD1</td> <td>HT_NB_TO_SB</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_MB_TO_SB_CAD_P<1></td> </tr> <tr> <td>9803 HT_NB_TO_MB_CAD_N<2></td> <td>HT_NB_TO_SB_CAD_N<2></td> <td>TRUE</td> <td>HT_NB_TO_SB_CAD2</td> <td>HT_NB_TO_SB</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_MB_TO_SB_CAD_N<2></td> </tr> <tr> <td>9803 HT_NB_TO_MB_CAD_P<2></td> <td>HT_NB_TO_SB_CAD_P<2></td> <td>TRUE</td> <td>HT_NB_TO_SB_CAD2</td> <td>HT_NB_TO_SB</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_MB_TO_SB_CAD_P<2></td> </tr> <tr> <td>9803 HT_NB_TO_MB_CAD_N<3></td> <td>HT_NB_TO_SB_CAD_N<3></td> <td>TRUE</td> <td>HT_NB_TO_SB_CAD3</td> <td>HT_NB_TO_SB</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_MB_TO_SB_CAD_N<3></td> </tr> <tr> <td>9803 HT_NB_TO_MB_CAD_P<3></td> <td>HT_NB_TO_SB_CAD_P<3></td> <td>TRUE</td> <td>HT_NB_TO_SB_CAD3</td> <td>HT_NB_TO_SB</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_MB_TO_SB_CAD_P<3></td> </tr> <tr> <td>9803 HT_NB_TO_MB_CAD_N<4></td> <td>HT_NB_TO_SB_CAD_N<4></td> <td>TRUE</td> <td>HT_NB_TO_SB_CAD4</td> <td>HT_NB_TO_SB</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_MB_TO_SB_CAD_N<4></td> </tr> <tr> <td>9803 HT_NB_TO_MB_CAD_P<4></td> <td>HT_NB_TO_SB_CAD_P<4></td> <td>TRUE</td> <td>HT_NB_TO_SB_CAD4</td> <td>HT_NB_TO_SB</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_MB_TO_SB_CAD_P<4></td> </tr> <tr> <td>9803 HT_NB_TO_MB_CAD_N<5></td> <td>HT_NB_TO_SB_CAD_N<5></td> <td>TRUE</td> <td>HT_NB_TO_SB_CAD5</td> <td>HT_NB_TO_SB</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_MB_TO_SB_CAD_N<5></td> </tr> <tr> <td>9803 HT_NB_TO_MB_CAD_P<5></td> <td>HT_NB_TO_SB_CAD_P<5></td> <td>TRUE</td> <td>HT_NB_TO_SB_CAD5</td> <td>HT_NB_TO_SB</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_MB_TO_SB_CAD_P<5></td> </tr> <tr> <td>9803 HT_NB_TO_MB_CAD_N<6></td> <td>HT_NB_TO_SB_CAD_N<6></td> <td>TRUE</td> <td>HT_NB_TO_SB_CAD6</td> <td>HT_NB_TO_SB</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_MB_TO_SB_CAD_N<6></td> </tr> <tr> <td>9803 HT_NB_TO_MB_CAD_P<6></td> <td>HT_NB_TO_SB_CAD_P<6></td> <td>TRUE</td> <td>HT_NB_TO_SB_CAD6</td> <td>HT_NB_TO_SB</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_MB_TO_SB_CAD_P<6></td> </tr> <tr> <td>9803 HT_NB_TO_MB_CAD_N<7></td> <td>HT_NB_TO_SB_CAD_N<7></td> <td>TRUE</td> <td>HT_NB_TO_SB_CAD7</td> <td>HT_NB_TO_SB</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_MB_TO_SB_CAD_N<7></td> </tr> <tr> <td>9803 HT_NB_TO_MB_CAD_P<7></td> <td>HT_NB_TO_SB_CAD_P<7></td> <td>TRUE</td> <td>HT_NB_TO_SB_CAD7</td> <td>HT_NB_TO_SB</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_MB_TO_SB_CAD_P<7></td> </tr> <tr> <td>9803 HT_NB_TO_MB_CTL_N<0></td> <td>HT_NB_TO_SB_CTL_N<0></td> <td>TRUE</td> <td>HT_NB_TO_SB_CTL0</td> <td>HT_NB_TO_SB</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_MB_TO_SB_CTL_N<0></td> </tr> <tr> <td>9803 HT_NB_TO_MB_CTL_P<0></td> <td>HT_NB_TO_SB_CTL_P<0></td> <td>TRUE</td> <td>HT_NB_TO_SB_CTL0</td> <td>HT_NB_TO_SB</td> <td>HT_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_NB_TO_SB_CAD</td> <td>HT_MB_TO_SB_CTL_P<0></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CLK_N<0></td> <td>HT_SB_TO_NB_CLK_N<0></td> <td>TRUE</td> <td>HT_SB_TO_NB_CLK</td> <td>HT_SB_TO_NB_PP</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CLK</td> <td>HT_SB_TO_NB_CLK</td> <td>HT_SB_TO_MB_CLK_N<0></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CLK_P<0></td> <td>HT_SB_TO_NB_CLK_P<0></td> <td>TRUE</td> <td>HT_SB_TO_NB_CLK</td> <td>HT_SB_TO_NB_PP</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CLK</td> <td>HT_SB_TO_NB_CLK</td> <td>HT_SB_TO_MB_CLK_P<0></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CAD_N<0></td> <td>HT_SB_TO_NB_CAD_N<0></td> <td>TRUE</td> <td>HT_SB_TO_NB_CAD0</td> <td>HT_SB_TO_NB_PP</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_MB_CAD_N<0></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CAD_P<0></td> <td>HT_SB_TO_NB_CAD_P<0></td> <td>TRUE</td> <td>HT_SB_TO_NB_CAD0</td> <td>HT_SB_TO_NB_PP</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_MB_CAD_P<0></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CAD_N<1></td> <td>HT_SB_TO_NB_CAD_N<1></td> <td>TRUE</td> <td>HT_SB_TO_NB_CAD1</td> <td>HT_SB_TO_NB</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_MB_CAD_N<1></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CAD_P<1></td> <td>HT_SB_TO_NB_CAD_P<1></td> <td>TRUE</td> <td>HT_SB_TO_NB_CAD1</td> <td>HT_SB_TO_NB</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_MB_CAD_P<1></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CAD_N<2></td> <td>HT_SB_TO_NB_CAD_N<2></td> <td>TRUE</td> <td>HT_SB_TO_NB_CAD2</td> <td>HT_SB_TO_NB</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_MB_CAD_N<2></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CAD_P<2></td> <td>HT_SB_TO_NB_CAD_P<2></td> <td>TRUE</td> <td>HT_SB_TO_NB_CAD2</td> <td>HT_SB_TO_NB</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_MB_CAD_P<2></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CAD_N<3></td> <td>HT_SB_TO_NB_CAD_N<3></td> <td>TRUE</td> <td>HT_SB_TO_NB_CAD3</td> <td>HT_SB_TO_NB</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_MB_CAD_N<3></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CAD_P<3></td> <td>HT_SB_TO_NB_CAD_P<3></td> <td>TRUE</td> <td>HT_SB_TO_NB_CAD3</td> <td>HT_SB_TO_NB</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_MB_CAD_P<3></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CAD_N<4></td> <td>HT_SB_TO_NB_CAD_N<4></td> <td>TRUE</td> <td>HT_SB_TO_NB_CAD4</td> <td>HT_SB_TO_NB</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_MB_CAD_N<4></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CAD_P<4></td> <td>HT_SB_TO_NB_CAD_P<4></td> <td>TRUE</td> <td>HT_SB_TO_NB_CAD4</td> <td>HT_SB_TO_NB</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_MB_CAD_P<4></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CAD_N<5></td> <td>HT_SB_TO_NB_CAD_N<5></td> <td>TRUE</td> <td>HT_SB_TO_NB_CAD5</td> <td>HT_SB_TO_NB</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_MB_CAD_N<5></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CAD_P<5></td> <td>HT_SB_TO_NB_CAD_P<5></td> <td>TRUE</td> <td>HT_SB_TO_NB_CAD5</td> <td>HT_SB_TO_NB</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_MB_CAD_P<5></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CAD_N<6></td> <td>HT_SB_TO_NB_CAD_N<6></td> <td>TRUE</td> <td>HT_SB_TO_NB_CAD6</td> <td>HT_SB_TO_NB</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_MB_CAD_N<6></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CAD_P<6></td> <td>HT_SB_TO_NB_CAD_P<6></td> <td>TRUE</td> <td>HT_SB_TO_NB_CAD6</td> <td>HT_SB_TO_NB</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_MB_CAD_P<6></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CAD_N<7></td> <td>HT_SB_TO_NB_CAD_N<7></td> <td>TRUE</td> <td>HT_SB_TO_NB_CAD7</td> <td>HT_SB_TO_NB</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_MB_CAD_N<7></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CAD_P<7></td> <td>HT_SB_TO_NB_CAD_P<7></td> <td>TRUE</td> <td>HT_SB_TO_NB_CAD7</td> <td>HT_SB_TO_NB</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_MB_CAD_P<7></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CTL_N<0></td> <td>HT_SB_TO_NB_CTL_N<0></td> <td>TRUE</td> <td>HT_SB_TO_NB_CTL0</td> <td>HT_SB_TO_NB</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_MB_CTL_N<0></td> </tr> <tr> <td>9803 HT_MB_TO_NB_CTL_P<0></td> <td>HT_SB_TO_NB_CTL_P<0></td> <td>TRUE</td> <td>HT_SB_TO_NB_CTL0</td> <td>HT_SB_TO_NB</td> <td>HT_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_NB_CAD</td> <td>HT_SB_TO_MB_CTL_P<0></td> </tr> <tr> <td>9803 NC_HT_MB_TO_NB_CAD_P<8..15></td> <td></td> <td>TRUE</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>HT_MB_TO_NB_CAD_P<8..15> 98A6 98B6</td> </tr> <tr> <td>9803 NC_HT_MB_TO_NB_CAD_N<8..15></td> <td></td> <td>TRUE</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>HT_MB_TO_NB_CAD_N<8..15> 98A6 98B6</td> </tr> <tr> <td>9803 TP_HT_MB_TO_NB_CLK_N<1></td> <td></td> <td>TRUE</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>HT_MB_TO_NB_CLK_N<1> 98B8</td> </tr> <tr> <td>9803 TP_HT_MB_TO_NB_CLK_P<1></td> <td></td> <td>TRUE</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>HT_MB_TO_NB_CLK_P<1> 98B8</td> </tr> <tr> <td>9803 NC_HT_NB_TO_MB_CAD_P<8..15></td> <td></td> <td>TRUE</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>HT_NB_TO_MB_CAD_P<8..15> 98A3 98B3</td> </tr> <tr> <td>9803 NC_HT_NB_TO_MB_CAD_N<8..15></td> <td></td> <td>TRUE</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>HT_NB_TO_MB_CAD_N<8..15> 98A3 98B3</td> </tr> <tr> <td>9803 NC_HT_NB_TO_MB_CLK_N<1></td> <td></td> <td>TRUE</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>HT_NB_TO_MB_CLK_N<1> 98B3</td> </tr> <tr> <td>9803 NC_HT_NB_TO_MB_CLK_P<1></td> <td></td> <td>TRUE</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>HT_NB_TO_MB_CLK_P<1> 98B3</td> </tr> <tr> <td>98A8 26C2 HT_NB_REFCLK_P<0></td> <td></td> <td></td> <td>HT_NB_REFCLK0</td> <td>HT_NB_REFCLK</td> <td>HT_CLK</td> <td>HT_CLK</td> <td></td> <td>IN</td> </tr> <tr> <td>98A8 26C2 HT_NB_REFCLK_N<0></td> <td></td> <td></td> <td>HT_NB_REFCLK0</td> <td></td> <td>HT_CLK</td> <td>HT_CLK</td> <td></td> <td>IN</td> </tr> <tr> <td>98A8 HT_NB_P<0></td> <td></td> <td></td> <td>HT_NB0</td> <td></td> <td>HT_CLK</td> <td>HT_CLK</td> <td></td> <td>IN</td> </tr> <tr> <td>98A8 HT_NB_N<0></td> <td></td> <td></td> <td>HT_NB0</td> <td></td> <td>HT_CLK</td> <td>HT_CLK</td> <td></td> <td>IN</td> </tr> <tr> <td>98A8 HT_NB_REFCLK_P<0></td> <td></td> <td></td> <td>HT_NB_REFCLK_F0</td> <td></td> <td>HT_CLK</td> <td>HT_CLK</td> <td></td> <td>IN</td> </tr> <tr> <td>98A8 HT_NB_REFCLK_N<0></td> <td></td> <td></td> <td>HT_NB_REFCLK_F0</td> <td></td> <td>HT_CLK</td> <td>HT_CLK</td> <td></td> <td>IN</td> </tr> </tbody> </table>								SIG_NAME	MAKE_BASE	DIFFERENTIAL_PAIR	EC_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE				9803 HT_NB_TO_MB_CLK_N<0>	HT_NB_TO_SB_CLK_N<0>	TRUE	HT_NB_TO_SB_CLK	HT_NB_TO_SB_PP	HT_CAD	HT_NB_TO_SB_CLK	HT_NB_TO_SB_CLK	HT_MB_TO_SB_CLK_N<0>	9803 HT_NB_TO_MB_CLK_P<0>	HT_NB_TO_SB_CLK_P<0>	TRUE	HT_NB_TO_SB_CLK	HT_NB_TO_SB_PP	HT_CAD	HT_NB_TO_SB_CLK	HT_NB_TO_SB_CLK	HT_MB_TO_SB_CLK_P<0>	9803 HT_NB_TO_MB_CAD_N<0>	HT_NB_TO_SB_CAD_N<0>	TRUE	HT_NB_TO_SB_CAD0	HT_NB_TO_SB_PP	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<0>	9803 HT_NB_TO_MB_CAD_P<0>	HT_NB_TO_SB_CAD_P<0>	TRUE	HT_NB_TO_SB_CAD0	HT_NB_TO_SB_PP	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<0>	9803 HT_NB_TO_MB_CAD_N<1>	HT_NB_TO_SB_CAD_N<1>	TRUE	HT_NB_TO_SB_CAD1	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<1>	9803 HT_NB_TO_MB_CAD_P<1>	HT_NB_TO_SB_CAD_P<1>	TRUE	HT_NB_TO_SB_CAD1	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<1>	9803 HT_NB_TO_MB_CAD_N<2>	HT_NB_TO_SB_CAD_N<2>	TRUE	HT_NB_TO_SB_CAD2	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<2>	9803 HT_NB_TO_MB_CAD_P<2>	HT_NB_TO_SB_CAD_P<2>	TRUE	HT_NB_TO_SB_CAD2	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<2>	9803 HT_NB_TO_MB_CAD_N<3>	HT_NB_TO_SB_CAD_N<3>	TRUE	HT_NB_TO_SB_CAD3	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<3>	9803 HT_NB_TO_MB_CAD_P<3>	HT_NB_TO_SB_CAD_P<3>	TRUE	HT_NB_TO_SB_CAD3	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<3>	9803 HT_NB_TO_MB_CAD_N<4>	HT_NB_TO_SB_CAD_N<4>	TRUE	HT_NB_TO_SB_CAD4	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<4>	9803 HT_NB_TO_MB_CAD_P<4>	HT_NB_TO_SB_CAD_P<4>	TRUE	HT_NB_TO_SB_CAD4	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<4>	9803 HT_NB_TO_MB_CAD_N<5>	HT_NB_TO_SB_CAD_N<5>	TRUE	HT_NB_TO_SB_CAD5	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<5>	9803 HT_NB_TO_MB_CAD_P<5>	HT_NB_TO_SB_CAD_P<5>	TRUE	HT_NB_TO_SB_CAD5	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<5>	9803 HT_NB_TO_MB_CAD_N<6>	HT_NB_TO_SB_CAD_N<6>	TRUE	HT_NB_TO_SB_CAD6	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<6>	9803 HT_NB_TO_MB_CAD_P<6>	HT_NB_TO_SB_CAD_P<6>	TRUE	HT_NB_TO_SB_CAD6	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<6>	9803 HT_NB_TO_MB_CAD_N<7>	HT_NB_TO_SB_CAD_N<7>	TRUE	HT_NB_TO_SB_CAD7	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<7>	9803 HT_NB_TO_MB_CAD_P<7>	HT_NB_TO_SB_CAD_P<7>	TRUE	HT_NB_TO_SB_CAD7	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<7>	9803 HT_NB_TO_MB_CTL_N<0>	HT_NB_TO_SB_CTL_N<0>	TRUE	HT_NB_TO_SB_CTL0	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CTL_N<0>	9803 HT_NB_TO_MB_CTL_P<0>	HT_NB_TO_SB_CTL_P<0>	TRUE	HT_NB_TO_SB_CTL0	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CTL_P<0>	9803 HT_MB_TO_NB_CLK_N<0>	HT_SB_TO_NB_CLK_N<0>	TRUE	HT_SB_TO_NB_CLK	HT_SB_TO_NB_PP	HT_CAD	HT_SB_TO_NB_CLK	HT_SB_TO_NB_CLK	HT_SB_TO_MB_CLK_N<0>	9803 HT_MB_TO_NB_CLK_P<0>	HT_SB_TO_NB_CLK_P<0>	TRUE	HT_SB_TO_NB_CLK	HT_SB_TO_NB_PP	HT_CAD	HT_SB_TO_NB_CLK	HT_SB_TO_NB_CLK	HT_SB_TO_MB_CLK_P<0>	9803 HT_MB_TO_NB_CAD_N<0>	HT_SB_TO_NB_CAD_N<0>	TRUE	HT_SB_TO_NB_CAD0	HT_SB_TO_NB_PP	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<0>	9803 HT_MB_TO_NB_CAD_P<0>	HT_SB_TO_NB_CAD_P<0>	TRUE	HT_SB_TO_NB_CAD0	HT_SB_TO_NB_PP	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<0>	9803 HT_MB_TO_NB_CAD_N<1>	HT_SB_TO_NB_CAD_N<1>	TRUE	HT_SB_TO_NB_CAD1	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<1>	9803 HT_MB_TO_NB_CAD_P<1>	HT_SB_TO_NB_CAD_P<1>	TRUE	HT_SB_TO_NB_CAD1	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<1>	9803 HT_MB_TO_NB_CAD_N<2>	HT_SB_TO_NB_CAD_N<2>	TRUE	HT_SB_TO_NB_CAD2	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<2>	9803 HT_MB_TO_NB_CAD_P<2>	HT_SB_TO_NB_CAD_P<2>	TRUE	HT_SB_TO_NB_CAD2	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<2>	9803 HT_MB_TO_NB_CAD_N<3>	HT_SB_TO_NB_CAD_N<3>	TRUE	HT_SB_TO_NB_CAD3	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<3>	9803 HT_MB_TO_NB_CAD_P<3>	HT_SB_TO_NB_CAD_P<3>	TRUE	HT_SB_TO_NB_CAD3	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<3>	9803 HT_MB_TO_NB_CAD_N<4>	HT_SB_TO_NB_CAD_N<4>	TRUE	HT_SB_TO_NB_CAD4	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<4>	9803 HT_MB_TO_NB_CAD_P<4>	HT_SB_TO_NB_CAD_P<4>	TRUE	HT_SB_TO_NB_CAD4	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<4>	9803 HT_MB_TO_NB_CAD_N<5>	HT_SB_TO_NB_CAD_N<5>	TRUE	HT_SB_TO_NB_CAD5	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<5>	9803 HT_MB_TO_NB_CAD_P<5>	HT_SB_TO_NB_CAD_P<5>	TRUE	HT_SB_TO_NB_CAD5	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<5>	9803 HT_MB_TO_NB_CAD_N<6>	HT_SB_TO_NB_CAD_N<6>	TRUE	HT_SB_TO_NB_CAD6	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<6>	9803 HT_MB_TO_NB_CAD_P<6>	HT_SB_TO_NB_CAD_P<6>	TRUE	HT_SB_TO_NB_CAD6	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<6>	9803 HT_MB_TO_NB_CAD_N<7>	HT_SB_TO_NB_CAD_N<7>	TRUE	HT_SB_TO_NB_CAD7	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<7>	9803 HT_MB_TO_NB_CAD_P<7>	HT_SB_TO_NB_CAD_P<7>	TRUE	HT_SB_TO_NB_CAD7	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<7>	9803 HT_MB_TO_NB_CTL_N<0>	HT_SB_TO_NB_CTL_N<0>	TRUE	HT_SB_TO_NB_CTL0	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CTL_N<0>	9803 HT_MB_TO_NB_CTL_P<0>	HT_SB_TO_NB_CTL_P<0>	TRUE	HT_SB_TO_NB_CTL0	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CTL_P<0>	9803 NC_HT_MB_TO_NB_CAD_P<8..15>		TRUE						HT_MB_TO_NB_CAD_P<8..15> 98A6 98B6	9803 NC_HT_MB_TO_NB_CAD_N<8..15>		TRUE						HT_MB_TO_NB_CAD_N<8..15> 98A6 98B6	9803 TP_HT_MB_TO_NB_CLK_N<1>		TRUE						HT_MB_TO_NB_CLK_N<1> 98B8	9803 TP_HT_MB_TO_NB_CLK_P<1>		TRUE						HT_MB_TO_NB_CLK_P<1> 98B8	9803 NC_HT_NB_TO_MB_CAD_P<8..15>		TRUE						HT_NB_TO_MB_CAD_P<8..15> 98A3 98B3	9803 NC_HT_NB_TO_MB_CAD_N<8..15>		TRUE						HT_NB_TO_MB_CAD_N<8..15> 98A3 98B3	9803 NC_HT_NB_TO_MB_CLK_N<1>		TRUE						HT_NB_TO_MB_CLK_N<1> 98B3	9803 NC_HT_NB_TO_MB_CLK_P<1>		TRUE						HT_NB_TO_MB_CLK_P<1> 98B3	98A8 26C2 HT_NB_REFCLK_P<0>			HT_NB_REFCLK0	HT_NB_REFCLK	HT_CLK	HT_CLK		IN	98A8 26C2 HT_NB_REFCLK_N<0>			HT_NB_REFCLK0		HT_CLK	HT_CLK		IN	98A8 HT_NB_P<0>			HT_NB0		HT_CLK	HT_CLK		IN	98A8 HT_NB_N<0>			HT_NB0		HT_CLK	HT_CLK		IN	98A8 HT_NB_REFCLK_P<0>			HT_NB_REFCLK_F0		HT_CLK	HT_CLK		IN	98A8 HT_NB_REFCLK_N<0>			HT_NB_REFCLK_F0		HT_CLK	HT_CLK		IN
SIG_NAME	MAKE_BASE	DIFFERENTIAL_PAIR	EC_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
9803 HT_NB_TO_MB_CLK_N<0>	HT_NB_TO_SB_CLK_N<0>	TRUE	HT_NB_TO_SB_CLK	HT_NB_TO_SB_PP	HT_CAD	HT_NB_TO_SB_CLK	HT_NB_TO_SB_CLK	HT_MB_TO_SB_CLK_N<0>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_NB_TO_MB_CLK_P<0>	HT_NB_TO_SB_CLK_P<0>	TRUE	HT_NB_TO_SB_CLK	HT_NB_TO_SB_PP	HT_CAD	HT_NB_TO_SB_CLK	HT_NB_TO_SB_CLK	HT_MB_TO_SB_CLK_P<0>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_NB_TO_MB_CAD_N<0>	HT_NB_TO_SB_CAD_N<0>	TRUE	HT_NB_TO_SB_CAD0	HT_NB_TO_SB_PP	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<0>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_NB_TO_MB_CAD_P<0>	HT_NB_TO_SB_CAD_P<0>	TRUE	HT_NB_TO_SB_CAD0	HT_NB_TO_SB_PP	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<0>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_NB_TO_MB_CAD_N<1>	HT_NB_TO_SB_CAD_N<1>	TRUE	HT_NB_TO_SB_CAD1	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<1>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_NB_TO_MB_CAD_P<1>	HT_NB_TO_SB_CAD_P<1>	TRUE	HT_NB_TO_SB_CAD1	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<1>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_NB_TO_MB_CAD_N<2>	HT_NB_TO_SB_CAD_N<2>	TRUE	HT_NB_TO_SB_CAD2	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<2>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_NB_TO_MB_CAD_P<2>	HT_NB_TO_SB_CAD_P<2>	TRUE	HT_NB_TO_SB_CAD2	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<2>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_NB_TO_MB_CAD_N<3>	HT_NB_TO_SB_CAD_N<3>	TRUE	HT_NB_TO_SB_CAD3	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<3>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_NB_TO_MB_CAD_P<3>	HT_NB_TO_SB_CAD_P<3>	TRUE	HT_NB_TO_SB_CAD3	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<3>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_NB_TO_MB_CAD_N<4>	HT_NB_TO_SB_CAD_N<4>	TRUE	HT_NB_TO_SB_CAD4	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<4>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_NB_TO_MB_CAD_P<4>	HT_NB_TO_SB_CAD_P<4>	TRUE	HT_NB_TO_SB_CAD4	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<4>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_NB_TO_MB_CAD_N<5>	HT_NB_TO_SB_CAD_N<5>	TRUE	HT_NB_TO_SB_CAD5	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<5>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_NB_TO_MB_CAD_P<5>	HT_NB_TO_SB_CAD_P<5>	TRUE	HT_NB_TO_SB_CAD5	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<5>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_NB_TO_MB_CAD_N<6>	HT_NB_TO_SB_CAD_N<6>	TRUE	HT_NB_TO_SB_CAD6	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<6>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_NB_TO_MB_CAD_P<6>	HT_NB_TO_SB_CAD_P<6>	TRUE	HT_NB_TO_SB_CAD6	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<6>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_NB_TO_MB_CAD_N<7>	HT_NB_TO_SB_CAD_N<7>	TRUE	HT_NB_TO_SB_CAD7	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<7>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_NB_TO_MB_CAD_P<7>	HT_NB_TO_SB_CAD_P<7>	TRUE	HT_NB_TO_SB_CAD7	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<7>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_NB_TO_MB_CTL_N<0>	HT_NB_TO_SB_CTL_N<0>	TRUE	HT_NB_TO_SB_CTL0	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CTL_N<0>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_NB_TO_MB_CTL_P<0>	HT_NB_TO_SB_CTL_P<0>	TRUE	HT_NB_TO_SB_CTL0	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CTL_P<0>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CLK_N<0>	HT_SB_TO_NB_CLK_N<0>	TRUE	HT_SB_TO_NB_CLK	HT_SB_TO_NB_PP	HT_CAD	HT_SB_TO_NB_CLK	HT_SB_TO_NB_CLK	HT_SB_TO_MB_CLK_N<0>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CLK_P<0>	HT_SB_TO_NB_CLK_P<0>	TRUE	HT_SB_TO_NB_CLK	HT_SB_TO_NB_PP	HT_CAD	HT_SB_TO_NB_CLK	HT_SB_TO_NB_CLK	HT_SB_TO_MB_CLK_P<0>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CAD_N<0>	HT_SB_TO_NB_CAD_N<0>	TRUE	HT_SB_TO_NB_CAD0	HT_SB_TO_NB_PP	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<0>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CAD_P<0>	HT_SB_TO_NB_CAD_P<0>	TRUE	HT_SB_TO_NB_CAD0	HT_SB_TO_NB_PP	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<0>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CAD_N<1>	HT_SB_TO_NB_CAD_N<1>	TRUE	HT_SB_TO_NB_CAD1	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<1>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CAD_P<1>	HT_SB_TO_NB_CAD_P<1>	TRUE	HT_SB_TO_NB_CAD1	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<1>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CAD_N<2>	HT_SB_TO_NB_CAD_N<2>	TRUE	HT_SB_TO_NB_CAD2	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<2>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CAD_P<2>	HT_SB_TO_NB_CAD_P<2>	TRUE	HT_SB_TO_NB_CAD2	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<2>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CAD_N<3>	HT_SB_TO_NB_CAD_N<3>	TRUE	HT_SB_TO_NB_CAD3	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<3>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CAD_P<3>	HT_SB_TO_NB_CAD_P<3>	TRUE	HT_SB_TO_NB_CAD3	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<3>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CAD_N<4>	HT_SB_TO_NB_CAD_N<4>	TRUE	HT_SB_TO_NB_CAD4	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<4>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CAD_P<4>	HT_SB_TO_NB_CAD_P<4>	TRUE	HT_SB_TO_NB_CAD4	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<4>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CAD_N<5>	HT_SB_TO_NB_CAD_N<5>	TRUE	HT_SB_TO_NB_CAD5	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<5>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CAD_P<5>	HT_SB_TO_NB_CAD_P<5>	TRUE	HT_SB_TO_NB_CAD5	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<5>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CAD_N<6>	HT_SB_TO_NB_CAD_N<6>	TRUE	HT_SB_TO_NB_CAD6	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<6>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CAD_P<6>	HT_SB_TO_NB_CAD_P<6>	TRUE	HT_SB_TO_NB_CAD6	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<6>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CAD_N<7>	HT_SB_TO_NB_CAD_N<7>	TRUE	HT_SB_TO_NB_CAD7	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<7>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CAD_P<7>	HT_SB_TO_NB_CAD_P<7>	TRUE	HT_SB_TO_NB_CAD7	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<7>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CTL_N<0>	HT_SB_TO_NB_CTL_N<0>	TRUE	HT_SB_TO_NB_CTL0	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CTL_N<0>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 HT_MB_TO_NB_CTL_P<0>	HT_SB_TO_NB_CTL_P<0>	TRUE	HT_SB_TO_NB_CTL0	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CTL_P<0>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 NC_HT_MB_TO_NB_CAD_P<8..15>		TRUE						HT_MB_TO_NB_CAD_P<8..15> 98A6 98B6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 NC_HT_MB_TO_NB_CAD_N<8..15>		TRUE						HT_MB_TO_NB_CAD_N<8..15> 98A6 98B6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 TP_HT_MB_TO_NB_CLK_N<1>		TRUE						HT_MB_TO_NB_CLK_N<1> 98B8																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 TP_HT_MB_TO_NB_CLK_P<1>		TRUE						HT_MB_TO_NB_CLK_P<1> 98B8																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 NC_HT_NB_TO_MB_CAD_P<8..15>		TRUE						HT_NB_TO_MB_CAD_P<8..15> 98A3 98B3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 NC_HT_NB_TO_MB_CAD_N<8..15>		TRUE						HT_NB_TO_MB_CAD_N<8..15> 98A3 98B3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 NC_HT_NB_TO_MB_CLK_N<1>		TRUE						HT_NB_TO_MB_CLK_N<1> 98B3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
9803 NC_HT_NB_TO_MB_CLK_P<1>		TRUE						HT_NB_TO_MB_CLK_P<1> 98B3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
98A8 26C2 HT_NB_REFCLK_P<0>			HT_NB_REFCLK0	HT_NB_REFCLK	HT_CLK	HT_CLK		IN																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
98A8 26C2 HT_NB_REFCLK_N<0>			HT_NB_REFCLK0		HT_CLK	HT_CLK		IN																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
98A8 HT_NB_P<0>			HT_NB0		HT_CLK	HT_CLK		IN																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
98A8 HT_NB_N<0>			HT_NB0		HT_CLK	HT_CLK		IN																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
98A8 HT_NB_REFCLK_P<0>			HT_NB_REFCLK_F0		HT_CLK	HT_CLK		IN																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
98A8 HT_NB_REFCLK_N<0>			HT_NB_REFCLK_F0		HT_CLK	HT_CLK		IN																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
	<table border="1"> <thead> <tr> <th>SIG_NAME</th> <th>MIN_LINE_WIDTH</th> <th>MIN_NECK_WIDTH</th> <th>VOLTAGE</th> <th></th> </tr> </thead> <tbody> <tr> <td>98D5 PWR_HT_AVDD</td> <td>0.4MM</td> <td>0.2MM</td> <td>2.5</td> <td>IN</td> </tr> <tr> <td>98D4 PWR_HT_AVDD2</td> <td>0.4MM</td> <td>0.2MM</td> <td>2.5</td> <td>IN</td> </tr> <tr> <td>98C6 98C3 98A6 6D6 KOD_L15_GND</td> <td>0.4MM</td> <td>0.2MM</td> <td>0</td> <td>IN</td> </tr> <tr> <td>98A8 HT_NB_G KEEP DIFF CLOCK FROM BEING A SINGLE XNET</td> <td></td> <td></td> <td>0</td> <td>IN</td> </tr> </tbody> </table>								SIG_NAME	MIN_LINE_WIDTH	MIN_NECK_WIDTH	VOLTAGE		98D5 PWR_HT_AVDD	0.4MM	0.2MM	2.5	IN	98D4 PWR_HT_AVDD2	0.4MM	0.2MM	2.5	IN	98C6 98C3 98A6 6D6 KOD_L15_GND	0.4MM	0.2MM	0	IN	98A8 HT_NB_G KEEP DIFF CLOCK FROM BEING A SINGLE XNET			0	IN																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
SIG_NAME	MIN_LINE_WIDTH	MIN_NECK_WIDTH	VOLTAGE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
98D5 PWR_HT_AVDD	0.4MM	0.2MM	2.5	IN																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
98D4 PWR_HT_AVDD2	0.4MM	0.2MM	2.5	IN																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
98C6 98C3 98A6 6D6 KOD_L15_GND	0.4MM	0.2MM	0	IN																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
98A8 HT_NB_G KEEP DIFF CLOCK FROM BEING A SINGLE XNET			0	IN																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			

HT ALIASES

FINO-EG 05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	101	154
NONE			

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
HT	0.38mm SPACING	
HT	0.38mm SPACING	
HT	2.54mm SPACING	



Page Notes

Power aliases required by this page:
 =PP2V5_PWRON_HT
 =PPIV2_PWRON_HT

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - SB_HT_200M
 Stuffs resistor to select 200MHz HT 1/F.

HT RefClk HT 1/F Speed

1 = 100MHz 1 = 100MHz
 0 = 66MHz 0 = 200MHz

← DETERMINES THE OPERATING FREQUENCY OF HT CORE

1: THE HT SLAVE, HTGS AND THE HT SIDE OF THE PCI BRIDGES OPERATE AT 100 MHZ
 0: THE HT SLAVE, HTGS AND THE HT SIDE OF THE PCI BRIDGES OPERATE AT 200 MHZ

Shasta HyperTransport

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY




THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		103	154


ALL RESISTOR PACKS ARE 47 OHM 1/16W 5%

R PAKS ARE PIN SWAPPABLE ACROSS ALL SIGNALS (EXCEPT IDSELS)



PLACE CLOSE TO SHASTA

AD<17> IS IDSEL FOR AIRPORT
AD<27> IS IDSEL FOR USB



PCI SERIES TERMINATION

SYNC_MASTER=FINO-EG SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	120	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_AIRPORT	CLOCKS	PCI_CLK33M_AIRPORT 26 121

Page Notes

Power aliases required by this page:
 - _PP3V3_PCI



Signal aliases required by this page:
 - _PCI_CLK33M_AIRPORT (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.

Q85 WIRELESS CONNECTOR



AIRPORT & BLUETOOTH

SYNC_MASTER=FINO-EG SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	121	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	CLOCKS	=PCI_CLK33M_USB2

Page Notes

Power aliases required by this page:
 - _PPVIO_PCI (to 3.3V or 5V)


Signal aliases required by this page:
 - _PCI_CLK33M_USB2 (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD27 (slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports Discold.

Q63 APPLICATION OF POWER NET "=PPVIO_PCI_USB2" IS PP3V3_RUN



ALL NETS TO FUNCTIONAL TEST PAGE

USB 2.0 PCI Interface

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		122	154


Page Notes

Power aliases required by this page:
 - #PP3V3_PCI

Signal aliases required by this page:
 (NONE)

BCM options provided by this page:
 (NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE_X_ITEM symbol to declare U7500 part number.



BootROM

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE




II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	125	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
	SATA	SATA	SATA_RXD1_C
	SATA	SATA	SATA_RXD1_C
	SATA	SATA	SATA_TXD1
	SATA	SATA	SATA_TXD1
	SATA	SATA	SATA_RXD2_C
	SATA	SATA	SATA_RXD2_C
	SATA	SATA	SATA_TXD2
	SATA	SATA	SATA_TXD2
			UATA_DD<15..8>
			UATA_DD<7>
			UATA_DD<6..0>
			UATA_DA<2..0>
			UATA_CS1_L
			UATA_CS1_L
			UATA_HSTROBE
			UATA_STOP
			UATA_DMACK_L
			UATA_RESET_L
			UATA_DSTROBE
			UATA_DMARQ
			UATA_INTRO
			UATA_DD R<15..8>
			UATA_DD R<7>
			UATA_DD R<6..0>
			UATA_DA R<2..0>
			UATA_CS0_L R
			UATA_CS1_L R
			UATA_DMACK_L R
			UATA_HSTROBE R
			UATA_STOP R
			UATA_RESET_L R

PLACE TERMINATION RESISTORS AT UATA CONNECTOR JC901



U2300	SHASTA	VI.1	WGA-LP	(5 OF 8)
UD_IDEDD_0_H	H7	UATA_DD R<0>	127	129
UD_IDEDD_1_H	H7	UATA_DD R<1>	127	129
UD_IDEDD_2_H	H6	UATA_DD R<2>	127	129
UD_IDEDD_3_H	E2	UATA_DD R<3>	127	129
UD_IDEDD_4_H	C1	UATA_DD R<4>	127	129
UD_IDEDD_5_H	C2	UATA_DD R<5>	127	129
UD_IDEDD_6_H	E3	UATA_DD R<6>	127	129
UD_IDEDD_7_H	O6	UATA_DD R<7>	127	129
UD_IDEDD_8_H	O5	UATA_DD R<8>	127	129
UD_IDEDD_9_H	D4	UATA_DD R<9>	127	129
UD_IDEDD_10_H	O7	UATA_DD R<10>	127	129
UD_IDEDD_11_H	F6	UATA_DD R<11>	127	129
UD_IDEDD_12_H	C3	UATA_DD R<12>	127	129
UD_IDEDD_13_H	F5	UATA_DD R<13>	127	129
UD_IDEDD_14_H	E5	UATA_DD R<14>	127	129
UD_IDEDD_15_H	O5	UATA_DD R<15>	127	129
UD_IDEDA0_H	E6	UATA_DA R<0>	127	129
UD_IDEDA1_H	C4	UATA_DA R<1>	127	129
UD_IDEDA2_H	D6	UATA_DA R<2>	127	129
UD_IDECS1FX_L	B3	UATA_CS0 L R	127	129
UD_IDECS3FX_L	B4	UATA_CS1 L R	127	129
UD_IDEDMACK_L	B8	UATA_DMACK L R	127	129
UD_IDEDMARQ_H	B4	UATA_DMARQ R	127	129
UD_IDERD_L	D3	UATA_HSTROBE R	127	129
UD_IDEWR_L	D3	UATA_STOP R	127	129
UD_IDERST_L	E7	UATA_RESET L R	127	129
RXDP1	Y11	SATA_TXD P1	127	129
RXDN1	Y12	SATA_TXD N1	127	129
RXDP2	AB13	SATA_TXD P2	127	129
RXDN2	Y14	SATA_TXD N2	127	129

Page Notes

Power aliases required by this page:
- _PP1V2_PWRON_DISK

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Net Spacing Type: SATA

Line To Line: 0.38mm
Length Tolerance: 1.27mm
Primary Max Sep: 0.25mm outer
Primary Max Sep: 0.23mm inner
Secondary Max Sep: 2.54mm
Secondary Length: 12.70mm

NOTE: Target differential impedance for SATA data pairs is 100 ohms.

AC coupling required for any SATA pair used.
Recommended 0.1uF cap placed close to Shasta.
(Caps provided by device page)

Shasta Disk

SYNC_MASTER=M23-MB SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-6790 REV: 08


SCALE: NONE SHEET OF: 127 OF 154

SATA CONNECTOR



SATA PORT1 IS NOT USED IN M23/M33:NO TEST

- 127 SATA TXD P2 == NC_SATA_TXD_P2 6 MAKE_BASE=TRUE
- 127 SATA TXD N2 == NC_SATA_TXD_N2 6 MAKE_BASE=TRUE
- 127 SATA RXD N2 C == NC_SATA_RXD_N2_C 6 MAKE_BASE=TRUE
- 127 SATA RXD P2 C == NC_SATA_RXD_P2_C 6 MAKE_BASE=TRUE




4-12-05
ADD THESE GROUND VIAS NEAR EACH LAYER JUMP FOR THE SATA DIFF PAIRS. ONE GND VIA PER SIGNAL VIA, AND PLACE GND VIA NO CLOSER THAN 0.152MM TO SIGNAL VIA.

	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NO_TEST
127 UATA DD<15..8>	UATA_DD	UATA_NETPH	UATA_NETSPA		
127 UATA DD<7>	UATA_DD7	UATA_NETPH	UATA_NETSPA		
127 UATA DD<6..0>	UATA_DD	UATA_NETPH	UATA_NETSPA		
127 UATA DA<2..0>	UATA_HOST	UATA_NETPH	UATA_NETSPA		
127 UATA CS0 L	UATA_HOST	UATA_NETPH	UATA_NETSPA		
127 UATA CS1 L	UATA_HOST	UATA_NETPH	UATA_NETSPA		
127 UATA HSTROBE	UATA_DD	UATA_NETPH	UATA_NETSPA		
127 UATA STOP	UATA_HOST	UATA_NETPH	UATA_NETSPA		
127 UATA DMACK L	UATA_HOST_R	UATA_NETPH	UATA_NETSPA		
127 UATA RESET L	UATA_RESET_L	UATA_NETPH	UATA_NETSPA		
127 UATA DSTROBE R	UATA_DEV_R_C	UATA_NETPH	UATA_NETSPA		
127 UATA DMAR0 R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		
127 UATA INTRO R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		
127 UATA DD R<15..8>	UATA_NETPH	UATA_NETSPA			
127 UATA DD R<7>	UATA_NETPH	UATA_NETSPA			
127 UATA DD R<6..0>	UATA_NETPH	UATA_NETSPA			
127 UATA DA R<2..0>	UATA_NETPH	UATA_NETSPA			
127 UATA CS0 L R	UATA_NETPH	UATA_NETSPA			
127 UATA CS1 L R	UATA_NETPH	UATA_NETSPA			
127 UATA HSTROBE R	UATA_NETPH	UATA_NETSPA			
127 UATA STOP R	UATA_NETPH	UATA_NETSPA			
127 UATA DMACK L R	UATA_NETPH	UATA_NETSPA			
127 UATA RESET L R	UATA_NETPH	UATA_NETSPA			
127 UATA DSTROBE	UATA_NETPH	UATA_NETSPA			
127 UATA DMAR0	UATA_NETPH	UATA_NETSPA			
127 UATA INTRO	UATA_NETPH	UATA_NETSPA			
127 SATA_TXD_P1	SATA_TXD1	SATA	SATA		TRUE
127 SATA_TXD_N1	SATA_TXD1	SATA	SATA		TRUE
127 SATA_TXD_P1_C	SATA_TXD1	SATA	SATA	TX1C	TRUE
127 SATA_TXD_N1_C	SATA_TXD1	SATA	SATA	TX1C	TRUE
127 SATA_RXD_N1_C	SATA_RXD1	SATA	SATA		TRUE
127 SATA_RXD_P1_C	SATA_RXD1	SATA	SATA		TRUE
127 SATA_RXD_N1	SATA_RXD1	SATA	SATA	RX1C	TRUE
127 SATA_RXD_P1	SATA_RXD1	SATA	SATA	RX1C	TRUE

UATA FROM RPAKS TO JC901

UATA FROM SHASTA U2300 TO RPAKS

PATA CONNECTOR



4-11-05: BOARD FILE HAS PHYSICAL/SPACING NAME ASSIGNMENT ALREADY FOR SATA DIFF PAIRS (CAP TO SHASTA). BUT NOT FOR THE SATA CAP TO CONNECTOR ROUTES, WHICH THE ABOVE ARE ADDED FOR THIS PURPOSE.
UATA TRACE IMPEDANCE ROUTE TO 50 OHMS

4-8-05
NOTES FOR SHARED PAGE 127
FOR M23/M33 CREATE A WIDE SHAPE FOR PP1V2_SATA_VDD AND THEN NECK DOWN TO THE DEFAULT VALUE WHEN NECESSARY. THE WIDTH/NECK PROPERTIES ON PAGE 127 ARE SET BY Q63 FOR SCHEMATIC SHARING.

LC700 CHANGED TO 155S0240 (600 OHM,0.2 OHM DCR,1A)
PREVIOUS ONE WAS 155S0031 (600 OHM,0.6 OHM DCR,0.2A)
PER TOKIN AMERICA PN: N2012Z601.

4-11-05.
PP1V2_ALL REG. IS SET TO BE 1.22V TO 1.23V AS NOTED ON THE 1.2 REG PAGE 13. THIS WILL HELP MITIGATE THE LOSS ACROSS THE Q1306 FET SI3326DV.

4-12-05.
UPDATED AC COUPLING CAPS FOR SATA JC900.
ADDED DECOUPLING CAPS FOR JC901 PP5V_PATA NET.

Disk Connectors
SYNC_MASTER=M23-MB SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I I NOT TO REPRODUCE OR COPY IT
II NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	OF
NONE	129	154

8

7

6

5

4

3

2

1

D

D

PLACE THESE SERIES TERM CLOSE TO DRIVER: SB/SHASTA

SHASTA₈ -> VESTA

131	9	ENET_TXD_R<0>	159	MAKE_BASE=TRUE	ENET_TXD<0>	9	131	132
131	9	ENET_TXD_R<1>	160	MAKE_BASE=TRUE	ENET_TXD<1>	9	131	132
131	9	ENET_TXD_R<2>	161	MAKE_BASE=TRUE	ENET_TXD<2>	9	131	132
131	9	ENET_TXD_R<3>	162	MAKE_BASE=TRUE	ENET_TXD<3>	9	131	132
131	9	ENET_TXD_R<4>	163	MAKE_BASE=TRUE	ENET_TXD<4>	9	131	132
131	9	ENET_TXD_R<5>	164	MAKE_BASE=TRUE	ENET_TXD<5>	9	131	132
131	9	ENET_TXD_R<6>	165	MAKE_BASE=TRUE	ENET_TXD<6>	9	131	132
131	9	ENET_TXD_R<7>		MAKE_BASE=TRUE	ENET_TXD<7>	9	131	132
			166					
131	9	ENET_TX_EN_R	167	MAKE_BASE=TRUE	ENET_TX_EN	9	131	132
131	9	ENET_TX_ER_R		MAKE_BASE=TRUE	ENET_TX_ER	9	131	132
			168					
131	9	ENET_CLK125M_GTX_R		MAKE_BASE=TRUE	ENET_CLK125M_GTX	131	132	
			169					
131	9	ENET_MDIO_R		MAKE_BASE=TRUE	ENET_MDIO	131	132	

PLACE THESE SERIES TERM CLOSE TO DRIVER: VESTA

VESTA -> SHASTA

			184					
132	ENET_CLK125M_GBE_REF_R		MAKE_BASE=TRUE	ENET_CLK125M_GBE_REF	132			
			170					
132	ENET_CLK25M_TX_R		MAKE_BASE=TRUE	ENET_CLK25M_TX	131			
			171					
132	ENET_CLK125M_RX_R		MAKE_BASE=TRUE	ENET_CLK125M_RX	131			
			172					
132	9	ENET_RXD_R<0>	173	MAKE_BASE=TRUE	ENET_RXD<0>	9	131	
132	9	ENET_RXD_R<1>	174	MAKE_BASE=TRUE	ENET_RXD<1>	9	131	
132	9	ENET_RXD_R<2>	175	MAKE_BASE=TRUE	ENET_RXD<2>	9	131	
132	9	ENET_RXD_R<3>	176	MAKE_BASE=TRUE	ENET_RXD<3>	9	131	
132	9	ENET_RXD_R<4>	177	MAKE_BASE=TRUE	ENET_RXD<4>	9	131	
132	9	ENET_RXD_R<5>	178	MAKE_BASE=TRUE	ENET_RXD<5>	9	131	
132	9	ENET_RXD_R<6>	179	MAKE_BASE=TRUE	ENET_RXD<6>	9	131	
132	9	ENET_RXD_R<7>		MAKE_BASE=TRUE	ENET_RXD<7>	9	131	
			180					
132	9	ENET_RX_DV_R	181	MAKE_BASE=TRUE	ENET_RX_DV	131		
132	9	ENET_RX_ER_R		MAKE_BASE=TRUE	ENET_RX_ER	131		
			182					
132	9	ENET_COL_R	183	MAKE_BASE=TRUE	ENET_COL	131		
132	9	ENET_CR_S_R		MAKE_BASE=TRUE	ENET_CR_S	131		

Preliminary

C

C

B

B

A

A

8

7

6

5

4

3

2

1

ENET SERIES TERM

SYNC_MASTER=FINO-HC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	130	154	



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
ENET	0.38mm SPACING	ENET_CLK25M_TX 130 131
ENET	0.38mm SPACING	ENET_CLK125M_RX 130 131
ENET	0.38mm SPACING	ENET_CLK125M_GBR_REF 130 131
ENET	0.38mm SPACING	ENET_CLK125M_GTX 130 132
ENET	0.38mm SPACING	ENET_CLK125M_GTX_R 130 131
ENET	ENET_FW_2X	ENET_RXD_R<7..0> 9 130 132
ENET	ENET_FW_3X	ENET_RX_DV_R 130 132
ENET	ENET_FW_3X	ENET_RX_ER_R 130 132
ENET	ENET_FW_2X	ENET_RXD<7..0> 9 130 131
ENET	ENET_FW_3X	ENET_RX_DV 130 131
ENET	ENET_FW_3X	ENET_RX_ER 130 131
ENET	ENET_FW_2X	ENET_TXD_R<7..0> 9 130 131
ENET	ENET_FW_3X	ENET_TX_EN_R 9 130 131
ENET	ENET_FW_3X	ENET_TX_ER_R 9 130 131
ENET	ENET_FW_2X	ENET_TXD<7..0> 9 130 132
ENET	ENET_FW_3X	ENET_TX_EN 9 130 132
ENET	ENET_FW_3X	ENET_TX_ER 9 130 132
ENET	ENET_FW_3X	ENET_CR_S_R 130 132
ENET	ENET_FW_3X	ENET_COL_R 130 132
ENET	ENET_FW_3X	ENET_CR_S 130 131
ENET	ENET_FW_3X	ENET_COL 130 131
ENET	ENET_FW_3X	ENET_MDC 131 132
ENET	ENET_FW_3X	ENET_MDIO_R 130 131
ENET	ENET_FW_3X	R8405_1 131
ENET	ENET_FW_3X	R8405_2 131
ENET	ENET_FW_3X	R8407_2 131

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES, 0-OHM, 402, 5%	RD103		ENET_MDIO_DELAY_0 *
116S0004	3	RES, 0-OHM, 402, 5%	RD104, RD105, RD106		ENET_MDIO_DELAY_2NS
116S0004	3	RES, 0-OHM, 402, 5%	RD104, RD108, RD106		ENET_MDIO_DELAY_4NS
116S0030	1	RES, 33-OHM, 402, 5%	RD107		ENET_MDIO_DELAY_4NS

Shasta Ethernet

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	131	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
ENET	0.38mm SPACING		ENET_CLK125M_GBE_REF_R 130 132
ENET	0.38mm SPACING		ENET_CLK125M_RX_R 130 132
ENET	0.38mm SPACING		ENET_CLK25M_TX_R 130 132
ENET	ENET	ENET_MDI0	ENET_MDI_P<0> 132 136
ENET	ENET	ENET_MDI0	ENET_MDI_N<0> 132 136
ENET	ENET	ENET_MDI1	ENET_MDI_P<1> 132 136
ENET	ENET	ENET_MDI1	ENET_MDI_N<1> 132 136
ENET	ENET	ENET_MDI2	ENET_MDI_P<2> 132 136
ENET	ENET	ENET_MDI2	ENET_MDI_N<2> 132 136
ENET	ENET	ENET_MDI3	ENET_MDI_P<3> 132 136
ENET	ENET	ENET_MDI3	ENET_MDI_N<3> 132 136
ENET	0.38mm SPACING		VESTA_CLK25M_XTALI 132
ENET	0.38mm SPACING		VESTA_CLK25M_XTALO 132
ENET	0.38mm SPACING		VESTA_CLK25M_XTALO_R 132

Page Notes

Power aliases required by this page:
 - =PP3V3_ENET
 - =PP2V5_ENETFW
 - =PP1V2_ENETFW

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)


Net Spacing Type: ENET

Line To Line: 0.38mm
 Length Tolerance: 1.27mm
 Primary Max Sep: 0.13mm
 Secondary Max Sep: 2.54mm
 Secondary Length: 12.70mm

NOTE: Target differential impedance for ENET data pairs is 100 ohms.

Vesta Config Straps:

PHYA<4..0> - PHY Address Select (Internal Pull-downs)	MANMS - Manual Master/Slave Configuration Select (Internal Pull-down)
EN_10B - TBI Interface Select (Internal Pull-down)	HUB - Repeater Select (Internal Pull-down)
RGMIEN - RGMI Enable (Internal Pull-down)	ER - Edge Rate Select (Internal Pull-down)
FDX - Full-Duplex Select (Internal Pull-up)	AM_EN - Auto-Negotiation Select (Internal Pull-down)
F1000 - Speed Select (Internal Pull-up)	TXC_RXC_DELAY (Internal Pull-up)
SPD0 - Speed Select (Internal Pull-down)	
AN_EN F1000 SPD0 Description	
0 0 0 Force 10BASE-T	
0 0 1 Force 100BASE-TX	
0 1 X Force 100BASE-T (test use only)	
1 0 0 Auto-negotiate advertise 10BASE-T	
1 0 1 Auto-negotiate advertise 10/100BASE-TX	
1 1 0 Auto-negotiate advertise 10/100/1000BASE-T	
1 1 1 Auto-negotiate advertise 1000BASE-T	



Vesta Ethernet PHY

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	OF
NONE	132	154

8

7

6

5

4

3

2

1

EXTRA CONSTRAINTS TO SUPPLEMENT THE THE MISSING NET PHYSICAL FROM EARLIER PAGE

NET	PHYSICAL TYPE	VALUE	REF
ENET	ENET MDI P<0>	132 136	
ENET	ENET MDI N<0>	132 136	
ENET	ENET MDI P<1>	132 136	
ENET	ENET MDI N<1>	132 136	
ENET	ENET MDI P<2>	132 136	
ENET	ENET MDI N<2>	132 136	
ENET	ENET MDI P<3>	132 136	
ENET	ENET MDI N<3>	132 136	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0253	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	17_INCH_LCD
514-0254	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	20_INCH_LCD

PUT DEVELOPMENT LEDS ON TOP SIDE OF BOARD

D

D

C


C

B


B

A

A



SPARE GND VIAS FOR LAYER TRAVERSALS DURING ROUTING



ETHERNET CONNECTOR
 SYNC_MASTER=FINO-HC SYNC_DATE=05/18/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	136 OF 154		

8

7

6

5

4

3

2

1



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
FW	ENET_FW_2X	FW_DATA<7..0> 138 139
FW	ENET_FW_3X	FW_CTL_S<1..0> 138 139
FW	ENET_FW_3X	FW_CTL<1..0> 138 139
FW	ENET_FW_2X	FW_DATA_R<7..0> 138
FW	ENET_FW_3X	FW_CTL_R<1..0> 138
FW	ENET_FW_3X	FW_LPS 138 139
FW	ENET_FW_3X	FW_LREQ 138 139
FW	ENET_FW_3X	FW_PINT 138 139
FW	0.38mm SPACING	FW_CLK98M_LCLK 138 139
FW	0.38mm SPACING	FW_CLK98M_PCLK 138 139
FW	0.38mm SPACING	FW_CLK98M_LCLK_R 138

Page Notes

Power aliases required by this page:
 - _PP2V5_PWRON_SB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Shasta FireWire

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	138	154	

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
(PROVIDED BY LINK PAGE)		0.38mm SPACING	
	FW	FW	FW_TPA0
	FW	FW	FW_TPA P<0>
	FW	FW	FW_TPA N<0>
	FW	FW	FW_TPB0
	FW	FW	FW_TPB P<0>
	FW	FW	FW_TPB N<0>
	FW	FW	FW_TPA1
	FW	FW	FW_TPA P<1>
	FW	FW	FW_TPA N<1>
	FW	FW	FW_TPB1
	FW	FW	FW_TPB P<1>
	FW	FW	FW_TPB N<1>
	FW	FW	FW_TPA2
	FW	FW	FW_TPA P<2>
	FW	FW	FW_TPA N<2>
	FW	FW	FW_TPB2
	FW	FW	FW_TPB P<2>
	FW	FW	FW_TPB N<2>
		0.38mm SPACING	VESTA_CLK24M XTALI
		0.38mm SPACING	VESTA_CLK24M XTALO
		0.38mm SPACING	VESTA_CLK24M XTALO_R
	FW_CTL		FW_CTL_S<1..0>
	FW_CTL		FW_CTL<1..0>
	FW_CTL		FW_CTL_R<1..0>

Page Notes

Power aliases required by this page:
- =PPFW_PHY
- =PP3V3_FW
- =PP3V3_ENETFW
- =PP2V5_ENETFW
- =PP1V2_ENETFW

Signal aliases required by this page:
(NONE)


BOM options provided by this page:
- VESTA_DS_ONLY_EN0
If stuffed, adds external pull-up to counter internal pull-down in Vesta.
See straps table for more information.
- VESTA_PWR_CLASS_0
If stuffed, adds external pull-down to counter internal pull-up in Vesta.
See straps table for more information.

Net Spacing Type: FW

NOTE: Target differential impedance for FW data pairs is 110 ohms.

VESTA CONFIG STRAPS:

FW_PWR_CLASS_MSB - FIREWIRE POWER CLASS
1 - Sets Power Class to 0x4
0 - Sets Power Class to 0x0 (Internal Pull-up)
FW_DS_ONLY_P0 - PORT 0 DATA/STROBE
1 - Port 0 Data/Strobe mode only
0 - Port 0 Billingual mode (Internal Pull-down)



Vesta FireWire PHY

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING







I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	OF
NONE	139	154

NET_TYPE		
SPACING	PHYSICAL	DIFFERENTIAL_PAIR
FW	FW	FW_TPA0_FL
FW	FW	FW_TPA0_N_FL
FW	FW	FW_TPB0_FL
FW	FW	FW_TPB0_N_FL
FW	FW	FW_TPA1_FL
FW	FW	FW_TPA1_N_FL
FW	FW	FW_TPB1_FL
FW	FW	FW_TPB1_N_FL



FIREWIRE CONNECTORS

SYNC_MASTER=FINO-HC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0248	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	17_INCH_LCD
514-0248	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	17_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	20_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	20_INCH_LCD

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	154
NONE	140		

SPARE GND VIAS FOR LAYER TRAVERSALS DURING ROUTING

D
C
B
A

D
C
B
A

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
	USB2	USB2_S	USB2_0
	USB2	USB2_S	USB2_1
	USB2	USB2_S	USB2_2
	USB2	USB2_S	USB2_3
	USB2	USB2_S	USB2_4
	0.38mm SPACING		NEC_CLK30M_XT1
	0.38mm SPACING		NEC_CLK30M_XT2
	0.38mm SPACING		NEC_CLK30M_XT2_R

USB2_P<0>	142 143
USB2_N<0>	142 143
USB2_P<1>	142 143
USB2_N<1>	142 143
USB2_P<2>	142 143
USB2_N<2>	142 143
USB2_P<3>	142 143
USB2_N<3>	142 143
USB2_P<4>	142 143
USB2_N<4>	142 143

Q63 USB PORT ALLOCATION
 REAR USB (PORT #0)
 FRONT PANEL USB (PORT #1)
 REAR USB (PORT #2)
 REAR USB (PORT #3)

Page Notes

Power aliases required by this page:
 - =PP3V3_PWRON_USB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)


Net Spacing Type: USB2

Line To Line: 0.50mm
 Length Tolerance: 1.27mm
 Primary Max Sep: 0.19mm
 Secondary Max Sep: 2.54mm
 Secondary Length: 12.70mm

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

U2300 SHASTA V1.1 BGA-LF (8 OF 8)

NC0	F7	TP_SB<0>	6
NC1	F8	TP_SB<1>	6
NC2	E3	TP_SB<2>	6
NC3	H4	TP_SB<3>	6
NC4	H5	TP_SB<4>	6
NC5	E6	TP_SB<5>	6
NC6	E7	TP_SB<6>	6
NC7	E8	TP_SB<7>	6
NC8	T1	TP_SB<8>	6
NC9	T2	TP_SB<9>	6
NC10	T3	TP_SB<10>	6
NC11	T4	TP_SB<11>	6
NC12	T5	TP_SB<12>	6
NC13	T6	TP_SB<13>	6
NC14	T7	TP_SB<14>	6
NC15	T8	TP_SB<15>	6
NC16	U1	TP_SB<16>	6
NC17	U2	TP_SB<17>	6
NC18	U3	TP_SB<18>	6
NC19	U4	TP_SB<19>	6
NC20	U5	TP_SB<20>	6
NC21	U6	TP_SB<21>	6
NC22	V1	TP_SB<22>	6
NC23	V2	TP_SB<23>	6
NC24	V3	TP_SB<24>	6
NC25	V4	TP_SB<25>	6
NC26	W1	TP_SB<26>	6
NC27	W3	TP_SB<27>	6
NC28	Y1	TP_SB<28>	6
NC29	Y3	TP_SB<29>	6



USB Host Interfaces

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SHEET	OF
NONE	142	154



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	08

Page Notes

Power aliases required by this page:

- _PP5V_PWRON_USB
- _PP5V_PWRON_UDASH
- _PP3V3_PWRON_UDASH
- _PP3V3_PWRON_BT

Signal aliases required by this page:
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the USB pairs to their appropriate destinations and/or to properly terminate unused signals.


BOM options provided by this page:
(NONE)

NOTE: USB pairs are NOT constrained on this page. It is assumed that the USB Host Controller page will provide the appropriate constraints to apply to entire USB D+/D- XNets.

neoBorg Implementation

NOTE: This design does not provide power control on USB ports 2-4. Rename USB controller outputs to indicate single-pin connections.


- 142 USB2_PWRN<0> == TP_USB2_PWRN<0> 6 MAKE_BASE=TRUE
- 142 USB2_PWRN<1> == TP_USB2_PWRN<1> 6 MAKE_BASE=TRUE
- 142 USB2_PWRN<2> == TP_USB2_PWRN<2> 6 MAKE_BASE=TRUE
- 142 USB2_PWRN<3> == TP_USB2_PWRN<3> 6 MAKE_BASE=TRUE
- 142 USB2_PWRN<4> == TP_USB2_PWRN<4> 6 MAKE_BASE=TRUE



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0247	3	USB RECEPTACLE,4P,UB1123-M23-4F	JE310,JE320,JE330	CRITICAL	17_INCH_LCD
514-0250	3	USB RECEPTACLE,4P,UB1123-M33-4F	JE310,JE320,JE330	CRITICAL	20_INCH_LCD

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE
PROVIDED BY	USB2	USB2_PORT1_F	USB2 USB2_PORT1_P_F 143
PROVIDED BY	USB2	USB2_PORT1_F	USB2 USB2_PORT1_N_F 143
USB CONTROLLER	USB2	USB2_PORT2_F	USB2 USB2_PORT2_P_F 143
USB CONTROLLER	USB2	USB2_PORT2_F	USB2 USB2_PORT2_N_F 143
USB CONTROLLER	USB2	USB2_PORT3_F	USB2 USB2_PORT3_P_F 143
USB CONTROLLER	USB2	USB2_PORT3_F	USB2 USB2_PORT3_N_F 143
USB CONTROLLER	USB2	USB2_HUB_F	USB2 USB2_HUB_P_L<2> 143
USB CONTROLLER	USB2	USB2_HUB_F	USB2 USB2_HUB_N_L<2> 143
USB CONTROLLER	USB2	USB2_BNDI_F	USB2 USB2_P_L<3> 143
USB CONTROLLER	USB2	USB2_BNDI_F	USB2 USB2_N_L<3> 143

External USB Ports



4-14-05
PLACE CE343, CE344 & LE340
NEAR JE350 PIN 14 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.

SENDS NEC CONTROLLER PORT 4 TO USB HUB UPSTREAM PORT
142 USB2_P<4> MAKE_BASE=TRUE == USB2_HUB_P<0> 144
142 USB2_N<4> MAKE_BASE=TRUE == USB2_HUB_N<0> 144

SENDS USB HUB PORT 3 TO BLUETOOTH MODULE
121 USB_BT_P MAKE_BASE=TRUE == USB2_HUB_P<3> 144
121 USB_BT_N MAKE_BASE=TRUE == USB2_HUB_N<3> 144

USB Device Interfaces


SYNC_MASTER=FINO-MB SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET	OF	
NONE	143	154	



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
MIN	USB2	USB2	USB2_HUB_1
MIN	USB2	USB2	USB2_HUB_2
MIN	USB2	USB2	USB2_HUB_3
MIN	0.38MM SPACING	USB2	XTAL_IN_CARD_READER
MIN	0.38MM SPACING	USB2	XTAL_OUT_CARD_READER
MIN	0.38MM SPACING	USB2	XTAL_IN_USB_HUB
MIN	0.38MM SPACING	USB2	XTAL_OUT_USB_HUB
MIN	0.38MM SPACING	USB2	XTAL_IN_USB_HUB_R
MIN	0.38MM SPACING	USB2	XTAL_OUT_USB_HUB_R

Flash Media Ctrl

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




Flash Connector

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT		
NONE	145	154	




AUDIO CODEC
APPLE P/N 353S0933

AUDIO: CODEC
 SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	147 OF		154

LINE IN PSEUDO-DIFFERENTIAL AMP

AV= 0.49



AUDIO: LINE INPUT AMP

SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT OF	148 154


LINE OUT LOW-PASS FILTER

FC = 37 KHZ, HO = -1.4



LINE OUT AMP

APPLE P/N 353S0687



AUDIO: LINE OUT AMP

SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		150	154

8 7 6 5 4 3 2 1


D
C
B
A

D
C
B
A


SPEAKER AMP APPLE P/N 353S0680

NET_SPACING_TYPE=AUDIO
DIFFERENTIAL_PAIR=AUD_SPKRAMP_PWR
MIN_LINE_WIDTH=1MM
MIN_NECK_WIDTH=0.30MM
VOLTAGE=12V

NET_SPACING_TYPE=AUDIO
MIN_LINE_WIDTH=1MM
MIN_NECK_WIDTH=0.30MM
VOLTAGE=12V



GAIN SETTINGS: +19DB
MODULATION SETTING: LOW EMI
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS



AUDIO: SPEAKER AMP


SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		152	154

8 7 6 5 4 3 2 1



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
514-0246	1	LINE IN CONNECTOR, 5.5 DEG	JF300	17_INCH_LCD
514-0260	1	COMBO OUT CONN, 4.5 DEG	JF303	17_INCH_LCD
514-0249	1	LINE IN CONNECTOR, 5.5 DEG	JF300	20_INCH_LCD
514-0261	1	COMBO OUT CONN, 4.5 DEG	JF303	20_INCH_LCD

LINE OUT PLUG DETECTS

AUDIO_LO_DET_L = LOW: PLUG INSERTED
 AUDIO_LO_DET_L = HIGH: PLUG NOT INSERTED
 AUDIO_LO_OPTICAL_PLUG_L = LOW: OPTICAL DIGITAL AUDIO PLUG INSERTED
 AUDIO_LO_OPTICAL_PLUG_L = HIGH: ANALOG AUDIO PLUG INSERTED

LINE OUT JACK
 APPLE P/N 514-0260 (M23)
 APPLE P/N 514-0261 (M33)

AUDIO: CONNECTORS

SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	153	154
NONE			

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35380655	35380933		U9500	PCM3052



UNUSED GPIO TERMINATIONS

4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP
APPLE P/N 353S0733



MICROPHONE IMPEDANCE MATCHING CIRCUIT

AUDIO GROUND RETURNS



AUDIO: POWER SUPPLIES

SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT OF	154 OF 154