

IMG5 17" REV E

11/01/05

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
E		408158	PRODUCTION RELEASED	DATE	DATE
				11/01/05	?

D

PDF	CSA	CONTENTS	SYNC MASTER	DATE
2	2	System Block Diagram	FINO-DD	06/20/2005
3	4	Power Block Diagram	FINO-PC	06/20/2005
4	5	Table Items	FINO-M23	08/26/2005
5	6	FUNC TEST 1 OF 2	FINO-ME	06/20/2005
6	7	Power Conn / Alias	M23-PC	06/20/2005
7	8	Signal Alias	FINO-DD	06/20/2005
8	9	FUNC TEST 2 OF 2	FINO-ME	06/20/2005
9	11	1.8V Vreg	M23-PC	06/20/2005
10	12	1.5V Vreg	FINO-PC	06/20/2005
11	13	1.2V Vreg	FINO-PC	06/20/2005
12	15	2.5V Vreg	FINO-PC	06/20/2005
13	16	5V & 3.3V Fets	FINO-PC	06/20/2005
14	17	Vesta Core / Misc	FINO-DC	06/20/2005
15	19	KODIAK CORE & BYPASS	Q63	08/01/2005
16	20	KODIAK & SHASTA MISC	FINO-ME	06/20/2005
17	23	Shasta Core Power	Q63	08/01/2005
18	24	Shasta Serial / Misc	FINO-ME	06/20/2005
19	25	PULSAR2 POWER	Q63	08/01/2005
20	26	PULSAR2 CLOCKS	FINO-ME	06/20/2005
21	27	Pulsar Aliases	FINO-ME	06/20/2005
22	28	System Management Unit	Q63	08/01/2005
23	29	SMU SUPPLEMENTAL (2)	FINO-HS	06/20/2005
24	30	SMU SUPPLEMENTAL (3)	FINO-HS	06/20/2005
25	31	SMU SUPPLEMENTAL (4)	FINO-HS	06/20/2005
26	32	Fan 0, 1 & System Temp	FINO-HS	06/20/2005
27	33	Fan 2 & HD Temp	FINO-HS	06/20/2005
28	39	I2C Connections	FINO-ME	06/20/2005
29	41	KODIAK EI PWR & CAPS	Q63	08/01/2005
30	42	KODIAK EI A	Q63	08/01/2005
31	43	CPU EI AND IO	FINO-HS	06/20/2005
32	44	KODIAK EI B	Q63	08/01/2005
33	47	CPU STRAPS	FINO-HS	06/20/2005
34	48	CPU POWER AND BYPASS	FINO-HS	06/20/2005
35	49	PROC DECOUPLING	FINO-HS	06/20/2005
36	50	CPU VCORE VREG	M23-HS	06/20/2005
37	52	CPU VCORE MORE BYPASS	FINO-HS	06/20/2005

C

B

A

PDF	CSA	CONTENTS	SYNC MASTER	DATE
38	54	CPU AVDD VREG	FINO-HS	06/20/2005
39	55	T,V,I SENSORS	FINO-HS	06/20/2005
40	56	CPU ALIASES & MISC	FINO-HS	06/20/2005
41	58	KODIAK NBMEM PWR & CAPS	Q63	08/01/2005
42	59	Kodiak Memory Dq/Ctl	FINO-DS	06/20/2005
43	61	Parallel Term	FINO-DS	06/20/2005
44	62	Main Memory Clock Buffer	FINO-DS	06/20/2005
45	63	MEMORY ADDR BRANCHING	FINO-DS	06/20/2005
46	67	Memory Dimm A	FINO-DS	06/20/2005
47	68	MLB Mem Series Term	FINO-DS	06/20/2005
48	69	On-Board DDR SDRAM	FINO-DS	06/20/2005
49	70	On-Board DDR SDRAM	FINO-DS	06/20/2005
50	82	KODIAK PCI-E X16	Q63	08/01/2005
51	84	GPU PCIe	M23-DD	06/20/2005
52	85	Graphics Vregs	M23-DD	06/20/2005
53	86	GPU Core Power	FINO-DD	06/20/2005
54	87	GPU Frame Buffer	FINO-DD	06/20/2005
55	88	FB Series Termination	FINO-DD	06/20/2005
56	89	GPU GDDR SDRAM A	FINO-DD	06/20/2005
57	90	GPU GDDR SDRAM B	FINO-DD	06/20/2005
58	92	GPU Straps	FINO-DD	06/20/2005
59	93	GPU DVI & DACs	FINO-DD	06/20/2005
60	96	TMDS/Inverter/ExtVGA	M23-DD	06/20/2005
61	97	KODIAK PCI-E CONST	FINO-DD	06/20/2005
62	98	KODIAK HT16	Q63	08/01/2005
63	101	HT ALIASES	FINO-ME	06/20/2005
64	103	Shasta HyperTransport	Q63	08/01/2005
65	119	Shasta PCI Interface	Q63	08/01/2005
66	120	PCI SERIES TERMINATION	FINO-MW	06/20/2005
67	121	AIRPORT & BLUETOOTH	FINO-MW	06/20/2005
68	122	USB 2.0 PCI Interface	Q63	08/01/2005
69	125	BootROM	Q63	08/01/2005
70	127	Shasta Disk	M23-DC	06/20/2005
71	129	Disk Connectors	M23-DC	06/20/2005
72	130	ENET SERIES TERM	FINO-DC	06/20/2005
73	131	Shasta Ethernet	Q63	08/01/2005

PDF	CSA	CONTENTS	SYNC MASTER	DATE
74	132	Vesta Ethernet PHY	Q63	08/01/2005
75	136	ETHERNET CONNECTOR	FINO-DC	06/20/2005
76	138	Shasta FireWire	Q63	08/01/2005
77	139	Vesta FireWire PHY	Q63	08/01/2005
78	140	FIREWIRE CONNECTORS	FINO-DC	06/20/2005
79	142	USB Host Interfaces	FINO-PC	07/05/2005
80	143	USB Device Interfaces	FINO-PC	06/20/2005
81	144	Flash Media Ctrl	FINO-PC	06/20/2005
82	145	Flash Connector	FINO-PC	06/20/2005
83	147	AUDIO: CODEC	FINO-SO	10/07/2005
84	148	AUDIO: LINE INPUT AMP	FINO-SO	10/07/2005
85	150	AUDIO: LINE OUT AMP	FINO-SO	10/07/2005
86	152	AUDIO: SPEAKER AMP	FINO-SO	10/07/2005
87	153	AUDIO: CONNECTORS	FINO-SO	10/07/2005
88	154	AUDIO: POWER SUPPLIES	FINO-SO	10/07/2005

D

C

B

A

<p style="font-size: small;">DIMENSIONS ARE IN MILLIMETERS</p> <p>XX : _____</p> <p>X.XX : _____</p> <p>X.XXX : _____</p> <p>ANGLES : _____</p> <p style="font-size: x-small;">DO NOT SCALE DRAWING</p> <div style="text-align: center;"> <p style="font-size: x-small;">THIRD ANGLE PROJECTION</p> </div>	<p>METRIC</p>	<p>Apple Computer Inc.</p>
<p style="font-size: x-small;">DRAPTER</p> <p style="font-size: x-small;">ENG APPD</p> <p style="font-size: x-small;">QA APPD</p> <p style="font-size: x-small;">RELEASE</p>		<p>DESIGN CK</p> <p>MFG APPD</p> <p>DESIGNER</p> <p>SCALE</p> <p>NONE</p>
<p style="font-size: x-small;">MATERIAL/FINISH NOTED AS APPLICABLE</p> <p style="font-size: x-small;">SIZE D</p>		<p>NOTICE OF PROPRIETARY PROPERTY</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p> <p style="font-size: large; font-weight: bold;">TITLE</p> <p style="font-size: large; font-weight: bold;">SCH , MLB , IMG5 , 17</p> <p style="font-size: x-small;">DRAWING NUMBER</p> <p style="font-size: large; font-weight: bold;">051-6790</p> <p style="font-size: x-small;">REV. E</p> <p style="font-size: x-small;">SHT 1 OF 154</p>

8

7

6


5

4

3

2

1



Power Block Diagram
 SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	4 OF	154
NONE			

8

7

6

5

4

3

2

1

PROCESSORS

NEED TO UPDATED BIN CODES AS NOTES

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION	
337S3224	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,1.9G,85C	1.9GHZ	1.10V	45W	50MV	U4300	17_INCH_LCD	CRITICAL
337S3220	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,2.1G,85C	2.1GHZ	1.10V	45W	50MV	U4300	20_INCH_LCD	CRITICAL

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
337S3225	337S3224	17_INCH_LCD	U4300	IC,DD3.1,1.9G,1.15V
337S3226	337S3224	17_INCH_LCD	U4300	IC,DD3.1,1.9G,1.20V
337S3227	337S3224	17_INCH_LCD	U4300	IC,DD3.1,1.9G,1.25V
337S3228	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.15V
337S3229	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.20V
337S3230	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.25V
337S3231	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.30V
337S3221	337S3220	20_INCH_LCD	U4300	IC,DD3.1,2.1G,1.15V
337S3222	337S3220	20_INCH_LCD	U4300	IC,DD3.1,2.1G,1.20V
337S3223	337S3220	20_INCH_LCD	U4300	IC,DD3.1,2.1G,1.25V

ASICS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION	
343S0379	1	IC,KODIAK,V1.2,PBGA,200MM	U1900		CRITICAL
343S0377	1	IC,ASIC,SHASTA,V1.1,PBGA,LF	U2300		CRITICAL
343S0356	1	IC,ASIC,VESTA,V1.3,LF	U1701		CRITICAL
343S0319	1	IC,PULSAR2,100P,P8MM,BGA	U2500		CRITICAL

MISC PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION	
051-6790	1	PCB,SCHM,MLB,M23	SCH1	17_INCH_LCD	
051-6863	1	PCB,SCHM,MLB,M33	SCH1	20_INCH_LCD	
820-1783	1	PCB,FAB,MLB,M23	MLB1	17_INCH_LCD	CRITICAL
820-1766	1	PCB,FAB,MLB,M33	MLB1	20_INCH_LCD	CRITICAL
062-2082	1	SPEC,VENDOR PACKAGING PROCEDURE	VFP1		
825-6447	1	BARCODE LABEL, MLB	LBL1		
341T1751	1	IC,FLASH,1MX8,3.3V,90NS	UC500		CRITICAL
341T1752	1	PURCH ASSY, SMU BIG	U2800		CRITICAL
603-7318	1	M23 CPU HEATSINK	MECH1	OMIT	CRITICAL
603-7321	1	M33 CPU HEATSINK	MECH1	OMIT	CRITICAL
603-7319	1	M23 GPU HEATSINK	MECH2	OMIT	CRITICAL HEATSINKS ARE NOW ON THE PD BOM
603-7322	1	M33 GPU HEATSINK	MECH2	OMIT	CRITICAL
603-7320	1	M23 NB HEATSINK	MECH3	OMIT	CRITICAL
603-7323	1	M33 NB HEATSINK	MECH3	OMIT	CRITICAL
875-1905	1	CPU GAP FILLER	GAP1		
875-2429	1	LED COVER TAPE	TAPE1	17_INCH_LCD	

ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
378S0140	378S0141		LED700,LED700	KINGBRIGHT LED
343S0388	343S0356		U1701	VESTA A4
126S0078	126S0086		C722	EL CAP
126S0068	126S0088		CF000	EL CAP
353S1321	353S1105		U400	LM339
138S0558	138S0547			10UF CAP ALL LOC.
124-0338	124-0333			PANASONIC CAPS

Table Items

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	E
SCALE	SHT	OF
NONE	5	154

8

7

6

5

4

3

2

1

NO TEST XW NETS

824	NO TEST=YES	GND U1100	11
825	NO TEST=YES	GND U1200	12
826	NO TEST=YES	GND U1300	13
827	NO TEST=YES	PP 2V5PWRONNBMISC	20
828	NO TEST=YES	PP 1V2PWRONSBVCCORE	23
829	NO TEST=YES	PP 3V3PWRONSBPCI64	23
830	NO TEST=YES	PP 2V5PWRONSB	23
831	NO TEST=YES	PP 1V2PWRONSBPLL45VDD	24
832	NO TEST=YES	PP OVDD PULSAR1	25
833	NO TEST=YES	PP 1V2PWRONPULSAR1	25
834	NO TEST=YES	PP 1V5PULSAR2	25
835	NO TEST=YES	PP 1V5PWRONPULSAR2	25
836	NO TEST=YES	GND SMU AVSS	28 55
837	NO TEST=YES	PP 3V3ALLSMUAVCC	28
838	NO TEST=YES	PP 3V3ALLSMU	28
839	NO TEST=YES	PP VE1NB	41
840	NO TEST=YES	GND CPU AVDD	48
841	NO TEST=YES	VC AGND	50
842	NO TEST=YES	VC OUTSEN R	50
843	NO TEST=YES	KPVDD2 FMAX	55
844	NO TEST=YES	GND GPU PVSS	86
845	NO TEST=YES	GND GPU MPVSS	87
846	NO TEST=YES	GND AUDIO MIC	153 154

847	NO TEST=YES	GND GPU TPVSS	93
848	NO TEST=YES	GND GPU TVSSR	93
849	NO TEST=YES	GND GPU VSSDI	93
850	NO TEST=YES	GND GPU AVSSN	93
851	NO TEST=YES	GND GPU AVSSQ	93
852	NO TEST=YES	GND GPU A2VSSN	93
853	NO TEST=YES	GND GPU A2VSSQ	93
854	NO TEST=YES	KOD L15 GND	98 101
855	NO TEST=YES	PP 3V3SBPCI_B9	119
856	NO TEST=YES	PP 2V5PWRONSB_B9	119
857	NO TEST=YES	PP VIOPCIUSB2_C2	122
858	NO TEST=YES	PP 1V2PWRONDISKSB_CC	127
859	NO TEST=YES	PP2V5_VESTA_BIASVDD1	132
860	NO TEST=YES	PP2V5_VESTA_XTALVDD1	132
861	NO TEST=YES	PP1V2_VESTA_PLLVDD1	132
862	NO TEST=YES	PP1V2_VESTA_PLLVDD2	132
863	NO TEST=YES	PP2V5_VESTA_BIASVDD2	132
864	NO TEST=YES	PP2V5_VESTA_XTALVDD2	132
865	NO TEST=YES	PP1V2_VESTA_FAVDDL	132
866	NO TEST=YES	PP2V5_VESTA_FAVDDM	132
867	NO TEST=YES	PP3V3_VESTA_FAVDDH	132
868	NO TEST=YES	PP3V3_PWRON_NEC_AVDD	142
869	NO TEST=YES	GND AUD LOAMP	150 154

870	NO TEST=YES	GND NEC AVSS R	142
871	NO TEST=YES	GND AUDIO SPKRAMP PLANE	152 154
872	NO TEST=YES	GND AUDIO CODEC	147 148 150 154
873	NO TEST=YES	KFGND2_FMAX	55
874	NO TEST=YES	TDIODE_POS_FMAX	55
875	NO TEST=YES	TDIODE_NEG_FMAX	55
876	NO TEST=YES	DAGND	55
877	NO TEST=YES	INA138_OUT	55
878	NO TEST=YES	RAMCLK_AVSS	62
879	NO TEST=YES	PP12V_AUDIO_SPKRAMP	7152
880	NO TEST=YES	GND AUDIO	7154
881	NO TEST=YES	GND_AUDIO_SPKRAMP	7152 154
882	NO TEST=YES	KOD_H05_GND	82 97
883	NO TEST=YES	KOD_K07_GND	82 97
884	NO TEST=YES	KOD_G10_GND	82 97
885	NO TEST=YES	KOD_J13_GND	82 97
886	NO TEST=YES	KOD_L13_GND	82 97
887	NO TEST=YES	KOD_H08_GND	82 97
888	NO TEST=YES	PCIE_SLOT_PBSNT_L	82 84
889	NO TEST=YES	U8500_GND	85
890	NO TEST=YES	GND_AUD_LOAMP_CHGMP	150 154

891	NO TEST=YES	TP_FBBCS1_L	87
892	NO TEST=YES	AUD_4V5_FB	154
893	NO TEST=YES	ITS_RUNNING	7
894	NO TEST=YES	LED801_1	8
895	NO TEST=YES	LED802_1	8
896	NO TEST=YES	PCI_CLK66M_SB_INT_R	26
897	NO TEST=YES	Q800_D	8
898	NO TEST=YES	Q800_G	8
899	NO TEST=YES	Q801_B	8
900	NO TEST=YES	Q802_B	8
901	NO TEST=YES	Q802_E	8
902	NO TEST=YES	Q803_B	8
903	NO TEST=YES	TP_USB2_PWRN<0>	143
904	NO TEST=YES	TP_USB2_PWRN<1>	143
905	NO TEST=YES	TP_SB_FSTEST	24
906	NO TEST=YES	TP_SB_PLITEST	24
907	NO TEST=YES	TP_USB2_PWRN<2>	143
908	NO TEST=YES	TP_USB2_PWRN<3>	143
909	NO TEST=YES	TP_USB2_PWRN<4>	143
910	NO TEST=YES	TP_NEC_NTEST1	122
911	NO TEST=YES	TP_NEC_SMC	122
912	NO TEST=YES	TP_NEC_SMI_L	122
913	NO TEST=YES	TP_NEC_SRCLK	122
914	NO TEST=YES	TP_NEC_SRMOD	122
915	NO TEST=YES	TP_NEC_TEST	122
916	NO TEST=YES	UATA_DASP_L_DS	129

FUNC TEST NETS

NOTES FROM TOM FUSSELMAN

PLACE TWO TEST POINTS ON TOP SIDE FOR PP3V3_ALL AND GND PLACE WITHIN 1 INCH OF EACH OTHER USE FAT TRACES

917	FUNC TEST=TRUE	PPVCCORE_CPU	50
918	FUNC TEST=TRUE	=PP3V3_ALL_SMU	7 28 29
919	FUNC TEST=TRUE	=PP5V_RUN_CPU	7 8
920	FUNC TEST=TRUE	SYS_POWER_BUTTON_L	28 29
921	FUNC TEST=TRUE	POWER_BUTTON_L	29
922	FUNC TEST=TRUE	RESET_BUTTON_L	29
923	FUNC TEST=TRUE	SMU_RESET_L	28 29
924	FUNC TEST=TRUE	SYS_POWERUP_L	7 12 28 50 85

TOP SIDE ONLY

925	FUNC TEST=TRUE	SMU_BOOT_SCLK	28 29
926	FUNC TEST=TRUE	SMU_BOOT_RXD	28 29
927	FUNC TEST=TRUE	SMU_BOOT_CE	28 29
928	FUNC TEST=TRUE	SMU_BOOT_CNVS	28 29
929	FUNC TEST=TRUE	SMU_BOOT_TXD	28 29
930	FUNC TEST=TRUE	SMU_BOOT_BUSY	28 29
931	FUNC TEST=TRUE	SMU_MANUAL_RESET_L	29


EE IDENTIFIED NO TEST NETS

932	NO TEST=YES	NC_EI_NB_TO_CPU_B_CLK_P	56
933	NO TEST=YES	NC_EI_NB_TO_CPU_B_CLK_N	56
934	NO TEST=YES	NC_EI_NB_TO_CPU_B_AD<0..43>	56
935	NO TEST=YES	NC_EI_NB_TO_CPU_B_SR_P<0..1>	56
936	NO TEST=YES	NC_EI_NB_TO_CPU_B_SR_N<0..1>	56
937	NO TEST=YES	NC_EI_CPU_B_TO_NB_CLK_P	56
938	NO TEST=YES	NC_EI_CPU_B_TO_NB_CLK_N	56
939	NO TEST=YES	NC_EI_CPU_B_TO_NB_AD<0..43>	56
940	NO TEST=YES	NC_EI_CPU_B_TO_NB_SR_P<0..1>	56
941	NO TEST=YES	NC_EI_CPU_B_TO_NB_SR_N<0..1>	56

942	NO TEST=YES	KPVDD2	48 50 55
943	NO TEST=YES	KPGND2	48 50 55
944	NO TEST=YES	CPU_DIODE_POS	48 55
945	NO TEST=YES	CPU_DIODE_NEG	48 55
946	NO TEST=YES	FMAXT_P	55
947	NO TEST=YES	FMAXT_M	55
948	NO TEST=YES	CORE_ISNS_P	55
949	NO TEST=YES	CORE_ISNS_M	55
950	NO TEST=YES	PPV_RUN_CPU_AVDD_R_L	48
951	NO TEST=YES	NC_CLK_RAI_GIGE_25MHZ	27
952	NO TEST=YES	NC_CLK_RAI_REFCLK_66M	27
953	NO TEST=YES	NC_CPU_B_TBN_CLK_US	26
954	NO TEST=YES	NC_PMR_CLK_DIS_L	20
955	NO TEST=YES	NC_I2S2_MCLK	154
956	NO TEST=YES	NC_SATA_RXD_N2_C	129
957	NO TEST=YES	NC_SATA_RXD_P2_C	129
958	NO TEST=YES	NC_SATA_TXD_N2	129
959	NO TEST=YES	NC_SATA_TXD_P2	129
960	NO TEST=YES	TP_SB<29>	142
961	NO TEST=YES	TP_SB<28>	142
962	NO TEST=YES	TP_SB<27>	142
963	NO TEST=YES	TP_SB<26>	142
964	NO TEST=YES	TP_SB<25>	142
965	NO TEST=YES	TP_SB<24>	142
966	NO TEST=YES	TP_SB<23>	142
967	NO TEST=YES	TP_SB<22>	142
968	NO TEST=YES	TP_SB<21>	142
969	NO TEST=YES	TP_SB<20>	142
970	NO TEST=YES	TP_SB<19>	142
971	NO TEST=YES	TP_SB<18>	142
972	NO TEST=YES	TP_SB<17>	142
973	NO TEST=YES	TP_SB<16>	142
974	NO TEST=YES	TP_SB<15>	142
975	NO TEST=YES	TP_SB<14>	142
976	NO TEST=YES	TP_SB<13>	142
977	NO TEST=YES	TP_SB<12>	142
978	NO TEST=YES	TP_SB<11>	142
979	NO TEST=YES	TP_SB<10>	142
980	NO TEST=YES	TP_SB<9>	142
981	NO TEST=YES	TP_SB<8>	142
982	NO TEST=YES	TP_SB<7>	142
983	NO TEST=YES	TP_SB<6>	142
984	NO TEST=YES	TP_SB<5>	142
985	NO TEST=YES	TP_SB<4>	142
986	NO TEST=YES	TP_SB<3>	142
987	NO TEST=YES	TP_SB<2>	142
988	NO TEST=YES	TP_SB<1>	142
989	NO TEST=YES	TP_SB<0>	142
990	NO TEST=YES	RFBD<61>	88 89
991	NO TEST=YES	RFBD<60>	88 89
992	NO TEST=YES	RFBD<59>	88 89

993	NO TEST=YES	RFBD<126>	88 89
994	NO TEST=YES	RFBD<125>	88 89
995	NO TEST=YES	RFBD<124>	88 89
996	NO TEST=YES	RFBD<122>	88 89
997	NO TEST=YES	RFBD<121>	88 89
998	NO TEST=YES	RFBD<120>	88 89
999	NO TEST=YES	RFBD<118>	88 89
1000	NO TEST=YES	RFBD<117>	88 89
1001	NO TEST=YES	RFBD<116>	88 89
1002	NO TEST=YES	RFBD<114>	88 89
1003	NO TEST=YES	RFBD<113>	88 89
1004	NO TEST=YES	RFBD<112>	88 89
1005	NO TEST=YES	RFBD<110>	88 89
1006	NO TEST=YES	RFBD<109>	88 89
1007	NO TEST=YES	RFBD<108>	88 89
1008	NO TEST=YES	RFBD<106>	88 89
1009	NO TEST=YES	RFBD<105>	88 89
1010	NO TEST=YES	RFBD<104>	88 89
1011	NO TEST=YES	RFBD<102>	88 89
1012	NO TEST=YES	RFBD<101>	88 89
1013	NO TEST=YES	RFBD<100>	88 89
1014	NO TEST=YES	RFBD<98>	88 89
1015	NO TEST=YES	RFBD<97>	88 89
1016	NO TEST=YES	RFBD<96>	88 89
1017	NO TEST=YES	RFBD<95>	88 89
1018	NO TEST=YES	RFBD<94>	88 89
1019	NO TEST=YES	RFBD<92>	88 89
1020	NO TEST=YES	RFBD<91>	88 89
1021	NO TEST=YES	RFBD<90>	88 89
1022	NO TEST=YES	RFBD<88>	88 89
1023	NO TEST=YES	RFBD<87>	88 89
1024	NO TEST=YES	RFBD<86>	88 89
1025	NO TEST=YES	RFBD<85>	88 89
1026	NO TEST=YES	RFBD<83>	88 89
1027	NO TEST=YES	RFBD<82>	88 89
1028	NO TEST=YES	RFBD<81>	88 89
1029	NO TEST=YES	RFBD<79>	88 89
1030	NO TEST=YES	RFBD<78>	88 89
1031	NO TEST=YES	RFBD<76>	88 89
1032	NO TEST=YES	RFBD<75>	88 89
1033	NO TEST=YES	RFBD<74>	88 89
1034	NO TEST=YES	RFBD<72>	88 89
1035	NO TEST=YES	RFBD<71>	88 89
1036	NO TEST=YES	RFBD<70>	88 89
1037	NO TEST=YES	RFBD<69>	88 89
1038	NO TEST=YES	RFBD<67>	88 89
1039	NO TEST=YES	RFBD<66>	88 89
1040	NO TEST=YES	RFBD<65>	88 89
1041	NO TEST=YES	RFBD<62>	88 89

1042	NO TEST=YES	RFBD<19>	88 89
1043	NO TEST=YES	RFBD<18>	88 89
1044	NO TEST=YES	RFBD<16>	88 89
1045	NO TEST=YES	RFBD<15>	88 89
1046	NO TEST=YES	RFBD<14>	88 89
1047	NO TEST=YES	RFBD<13>	88 89
1048	NO TEST=YES	RFBD<11>	88 89
1049	NO TEST=YES	RFBD<10>	88 89
1050	NO TEST=YES	RFBD<8>	88 89
1051	NO TEST=YES	RFBD<7>	88 89
1052	NO TEST=YES	RFBD<6>	88 89
1053	NO TEST=YES	RFBD<5>	88 89
1054	NO TEST=YES	RFBD<3>	88 89
1055	NO TEST=YES	RFBD<2>	88 89
1056	NO TEST=YES	RFBD<1>	88 89
1057	NO TEST=YES	RAM_DQ_R<63>	61 68 70
1058	NO TEST=YES	RAM_DQ_R<60>	61 68 70
1059	NO TEST=YES	RAM_DQ_R<59>	61 68 70
1060	NO TEST=YES	RAM_DQ_R<58>	61 68 70
1061	NO TEST=YES	RAM_DQ_R<57>	61 68 70
1062	NO TEST=YES	RAM_DQ_R<56>	61 68 70
1063	NO TEST=YES	RAM_DQ_R<54>	61 68 70
1064	NO TEST=YES	RAM_DQ_R<53>	61 68 70
1065	NO TEST=YES	RAM_DQ_R<52>	61 68 70
1066	NO TEST=YES	RAM_DQ_R<50>	61 68 70
1067	NO TEST=YES	RAM_DQ_R<49>	61 68 70
1068	NO TEST=YES	RAM_DQ_R<48>	61 68 70
1069	NO TEST=YES	RAM_DQ_R<46>	61 68 70
1070	NO TEST=YES	RAM_DQ_R<45>	61 68 70
1071	NO TEST=YES	RAM_DQ_R<44>	61 68 70
1072	NO TEST=YES	RAM_DQ_R<43>	61 68 70
1073	NO TEST=YES	RAM_DQ_R<39>	61 68 69
1074	NO TEST=YES	RAM_DQ_R<38>	61 68 69
1075	NO TEST=YES	RAM_DQ_R<37>	61 68 69
1076	NO TEST=YES	RAM_DQ_R<36>	61 68 69
1077	NO TEST=YES	RAM_DQ_R<35>	61 68 69
1078	NO TEST=YES	RAM_DQ_R<33>	61 68 69
1079	NO TEST=YES	RAM_DQ_R<32>	61 68 69
1080	NO TEST=YES	RAM_DQ_R<30>	61 68 69
1081	NO TEST=YES	RAM_DQ_R<29>	61 68 69
1082	NO TEST=YES	RAM_DQ_R<28>	61 68 69
1083	NO TEST=YES	RAM_DQ_R<22>	61 68 69
1084	NO TEST=YES	RAM_DQ_R<21>	61 68 69
1085	NO TEST=YES	RAM_DQ_R<20>	61 68 69



RUN RAILS

ONLY ON IN RUN

PWRON RAILS

ON IN RUN AND SLEEP

ALL RAILS

ALWAYS ON WHEN UNIT HAS AC POWER (TRICKLE)

GND RAILS


CHASSIS GND

PLANE STICHING CAPS


Power Conn / Alias		
SYNC_MASTER=M23-PC	SYNC_DATE=06/20/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	7 OF	154
NONE			


DIAG LED (OVERTEMP LED)




PLL LOCK LED




CHKSTOP LED



SERIAL DEBUG



CPU HEATSINK MOUNTING HOLES



Signal Alias

SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT 8 OF 154		
NONE			

THE FOLLOWING NETS ARE USED ONLY WHEN THE DEVELOPMENT BOM OPTION IS ENABLED

THE FOLLOWING NETS DO NOT HAVE TEST POINT BECAUSE OF ROUTING DENSITY AND SIGNAL INTEGRITY. TEST COVERAGE WILL BE BY FCT NOTE FOR SHARING: DO NOT INCLUDE THIS LIST UNTIL PCB LAYOUT ADDS TEST POINTS. THIS LIST IS A RESULT OF PCB LAYOUT HAVING DIFFICULTY PLACING TEST POINTS ON THESE NETS

Table of test points and nets for column 8, including items like NO_TEST=YES, ENET_TXD_R<7>, TP_VESTA_TVCO, etc.

Table of test points and nets for column 5, including items like NO_TEST=YES, Q803_C, PULSAR_1V5_RUN_SWITCH, etc.

Table of test points and nets for column 3, including items like NO_TEST=YES, 100M_N<0>, TP_JTAG_SB_TCK, etc.

JTAG TEST POINTS NEED TO BE ON THE BOTTOM OF THE BOARD ADDING FUNC_TEST=TRUE TO THESE NETS

FUNC_TEST=TRUE TP_JTAG_SB_TCK
FUNC_TEST=TRUE TP_JTAG_SB_TDI
FUNC_TEST=TRUE TP_JTAG_SB_TDO
FUNC_TEST=TRUE TP_JTAG_SB_TMS
FUNC_TEST=TRUE JTAG_SB_TRST_L

FUNC_TEST=TRUE JTAG_NB_TCK
FUNC_TEST=TRUE JTAG_NB_TDI
FUNC_TEST=TRUE JTAG_NB_TDO
FUNC_TEST=TRUE JTAG_NB_TMS
FUNC_TEST=TRUE JTAG_NB_TRST_L

FUNC_TEST=TRUE TP_JTAG_VESTA_TDI
FUNC_TEST=TRUE TP_JTAG_VESTA_TDO
FUNC_TEST=TRUE TP_JTAG_VESTA_TCK
FUNC_TEST=TRUE TP_JTAG_VESTA_TMS
FUNC_TEST=TRUE TP_JTAG_VESTA_TRST_L

FUNC_TEST=TRUE JTAG_CPU_TCK
FUNC_TEST=TRUE JTAG_CPU_TDI
FUNC_TEST=TRUE JTAG_CPU_TDO
FUNC_TEST=TRUE JTAG_CPU_TMS
FUNC_TEST=TRUE JTAG_CPU_TRST_L

THE FOLLOWING PULSAR NETS WILL BE TESTED VIA TEST JET


Table of test points and nets for column 4, including items like NO_TEST=YES, CPU_A_TBN_CLK_R, CPU_B_TBN_CLK_R, etc.

ADDING NO_TEST TO ALL PCIE NETS TO AVOID STUBS WILL GET COVERAGE IN FCT WITH A DIAG THAT CHECKS THAT THE BUS IS 16 LANES WIDE
NO_TEST=YES PCIE_NB_TO_SLOTA_NF<0..15>
NO_TEST=YES PCIE_NB_TO_SLOTA_FF<0..15>
NO_TEST=YES PCIE_NB_TO_SLOTA_N<0..15>
NO_TEST=YES PCIE_NB_TO_SLOTA_P<0..15>
NO_TEST=YES PCIE_SLOTA_TO_NB_NF<0..15>
NO_TEST=YES PCIE_SLOTA_TO_NB_FF<0..15>
NO_TEST=YES PCIE_SLOTA_TO_NB_N<0..15>
NO_TEST=YES PCIE_SLOTA_TO_NB_P<0..15>

Header: FUNC TEST 2 OF 2
SYNC_MASTER=FINO-ME SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo, APPLE COMPUTER INC.
DRAWING NUMBER: 051-6790
SCALE: NONE SHEET: 9 OF 154
REV: E


1.8V VOLTAGE REGULATOR



NOTE:
 SET OUTPUT=1.85V FOR FRAMEBUFFER.
 IRU3037ACS VREF=0.8VDC
 $V_{OUT} = V_{REF} * (R_{903} + R_{905}) / R_{905} = 1.85VDC$
 POWER BUDGET CURRENT OF TOTAL RAILS
 9.8A PEAK
 6.7A CONTINUOUS

POWER BUDGET CURRENT OF FET
 7.4A PEAK
 4.5A CONTINUOUS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0340	376S0388		Q1101, Q1102	



1.8V Vreg
 SYNC_MASTER=M23-PC SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	11 OF	154
NONE			

KODIAK CORE VOLTAGE REGULATOR


NOTE:

IRU3037ACS VREF=0.8VDC
 $V_{OUT} = V_{REF} * (R_{1203} + R_{1205}) / R_{1205} = 1.25VDC$

LOAD FROM POWER BUDGET
 8.5A PEAK CURRENT DRAW
 7.2A CONTINUOUS CURRENT DRAW


1.35V R1205=2.87K
 1.30V R1205=3.24K
 1.25V R1205=3.65K

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0340	376S0388		Q1201, Q1202	



TURNING ON PP2V5_PWRON WITH 1V2_PWRON
 SO THAT 1.5V IS THE FIRST RAIL UP ON KODIAK


PP1V5_PWRON_PULSAR



LOAD FROM POWER BUDGET
 1.3A PEAK CURRENT DRAW
 1.0A CONTINUOUS CURRENT DRAW

1.5V Vreg
 SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PP1V2_ALL VOLTAGE REGULATOR




NOTE:
 SET OUTPUT=1.22-1.23V
 IRU3037ACS VREF=0.8VDC
 $V_{OUT}=V_{REF} * (R1003+R1005)/R1005=1.22-1.23VDC$

POWER BUDGET CURRENT OF TOTAL RAILS
 3.2A PEAK
 2.6A CONTINUOUS

PP1V2_PWRON FET SWITCH


PEAK CURRENT 1.3A
 1.0A CONTINUOUS



PP1V2_PWRON COMES UP BEFORE GPU_POWERUP_L SO THAT SHASTA CORE GETS POWER BEFORE ANYTHING ELSE

PP1V2_RUN FET SWITCH

PEAK CURRENT 1.3A IF KODIAK 1.2V CAN BE TURNED OFF IN SLEEP. 0.6A/M33 0.0A/M23 IF NOT



1.2V Vreg
 SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	13 OF	154
NONE			

PP2V5_ALL VOLTAGE REGULATOR


NOTE:
 SET OUTPUT=2.5V
 IRU3037CS VREF=1.24VDC
 $V_{OUT} = V_{REF} * (R_{1581} + R_{1582}) + 1 = 5.505VDC$

POWER BUDGET CURRENT OF TOTAL RAILS
 0.2A PEAK
 0.1A CONTINUOUS



PP2V5_PWRON FET SWITCH PEAK CURRENT 0.1A

PP2V5_RUN FET SWITCH PEAK CURRENT 0.1A



2.5V Vreg


SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	15 OF	154
NONE			



PRELIMINARY

5V & 3.3V Fets

SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. E
	SCALE NONE	SHIT 16 OF 154	




PPVOCORE_PWRON_NB

KODIAK CORE
PP1900
P4MM
PM
1.6V
Q63 = PP1V6

SEE_TABLE

U1900 KODIAK-ASIC-040812 CORE & PCI-E POWER BGA (9 OF 10)	
(1.6V-1.2V)	
N15 VDD_CORE	CORE_GND
P17 VDD_CORE	CORE_GND
P21 VDD_CORE	CORE_GND
R14 VDD_CORE	CORE_GND
R18 VDD_CORE	CORE_GND
R22 VDD_CORE	CORE_GND
T16 VDD_CORE	CORE_GND
T20 VDD_CORE	CORE_GND
U15 VDD_CORE	CORE_GND
U19 VDD_CORE	CORE_GND
V17 VDD_CORE	CORE_GND
V21 VDD_CORE	CORE_GND
W14 VDD_CORE	CORE_GND
W18 VDD_CORE	CORE_GND
W22 VDD_CORE	CORE_GND
Y16 VDD_CORE	CORE_GND
Y20 VDD_CORE	CORE_GND
AA15 VDD_CORE	CORE_GND
AA19 VDD_CORE	CORE_GND
AA23 VDD_CORE	CORE_GND
AB17 VDD_CORE	CORE_GND
AB21 VDD_CORE	CORE_GND
AC14 VDD_CORE	CORE_GND
AC18 VDD_CORE	CORE_GND
AC22 VDD_CORE	CORE_GND



KODIAK CORE & BYPASS

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY
LAST MODIFIED= Tue Nov 1 14:55:45 2005
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PAGE 19

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT OF	19 154


DRAWING

D

D


SHASTA ALIASES

PCI_RESET_L IS AN 'AND' OF SB_PCI_RESET_L (SB) AND SYS_IO_RESET_L (SMU)






SHASTA JTAG

THESE PINS HAVE INTERNAL PULLUPS OR PULLDOWNS




SHASTA GPIO TERMINATIONS (SOME OF THESE ARE NOSTUFF ON PAGE 24)



C2055 ADDED FOR KODIAK RAM DECOUPLING PAGE 58 IS SHORT ONE CAP

KODIAK ALIASES

KODIAK JTAG_TRST PULLED HIGH TO ALLOW SMU DEBUG ACCESS




C

C

B

B




NEED TO CHECK ALL I2C ADDRESSES

MIN_LINE_WIDTH=0.25mm MIN_NECK_WIDTH=0.25mm DIFFERENTIAL_PAIR_TSENSE_NB NET_SPACING_TYPE=TSENSE_DIFPAIR

MIN_LINE_WIDTH=0.25mm MIN_NECK_WIDTH=0.25mm DIFFERENTIAL_PAIR_TSENSE_NB NET_SPACING_TYPE=TSENSE_DIFPAIR

MIN_LINE_WIDTH=0.25mm MIN_NECK_WIDTH=0.25mm DIFFERENTIAL_PAIR_TSENSE_NB NET_SPACING_TYPE=TSENSE_DIFPAIR

POWER / TEST / MISC



NOTE: PMR_CLK_STOP CAN BE USED TO STOP ALL CLOCKS IN KODIAK USED FOR DEBUG PLACE R2012 IN AN ACCESSIBLE LOCATION

KODIAK & SHASTA MISC

NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

A

A

Table with columns for SIZE, DRAWING NUMBER, REV., SCALE, and SHEET OF. Includes Apple logo and text: APPLE COMPUTER INC., D 051-6790, E, NONE, 20, 154


Page Notes

Power aliases required by this page:
 - =PP3V3_PWRON_SB_PCI64 (VIO1) (TO 5V OR 3.3V)
 - =PP3V3_PWRON_SB_PCI32 (VIO2) (TO 5V OR 3.3V)
 - =PP3V3_PWRON_SB
 - =PP2V5_PWRON_SB
 - =PP1V2_PWRON_SB_VCORE
 NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. CONNECT VIO2 TO appropriate PCI bus voltage and VIO1 TO SAME IF 64-BIT PCI, otherwise 3.3V.

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Power Sequencing:
 Must power Shasta VCore rail before any other Shasta supplies.



Shasta Core Power

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	23 OF		154






ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
I2S0_TO_SB		I2S0_DEV_TO_SB_DTI 24 147
I2S0_TO_DEV		I2S0_SB_TO_DEV_DTO 24 147
I2S0_TO_DEV	AUDIO	I2S0_MCLK 24 154
I2S0_BIDIR		I2S0_BITCLK 24 147
I2S0_BIDIR		I2S0_SYNC 24 147
I2S1_TO_SB		I2S1_DEV_TO_SB_DTI 8 24
I2S1_TO_DEV		I2S1_SB_TO_DEV_DTO 8 24
I2S1_TO_DEV	0.25mm SPACING	I2S1_MCLK 8 24
I2S1_BIDIR		I2S1_BITCLK 8 24
I2S1_BIDIR		I2S1_SYNC 8 24
I2S2_TO_SB		I2S2_DEV_TO_SB_DTI 24 154
I2S2_TO_DEV		I2S2_SB_TO_DEV_DTO 24 154
I2S2_TO_DEV	0.25mm SPACING	I2S2_MCLK 24 154
I2S2_BIDIR		I2S2_BITCLK 24 154
I2S2_BIDIR		I2S2_SYNC 24 154
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALI 24
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALO 24
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALO R 24
SB_CLK25M_ATA	0.38mm SPACING	SB_CLK25M_SATA 24 26
	P3MM SPACING	NB_TO_SB_INT 24
	P3MM SPACING	SB_CPU_A0_INT_L 24
	P3MM SPACING	SB_CPU_A1_INT_L 24
	P3MM SPACING	SB_CPU_B0_INT_L 24
	P3MM SPACING	SB_CPU_B1_INT_L 24
	P3MM SPACING	PCI_AIRPORT_INT_L 24 131
	P3MM SPACING	PCI_USB2_INT_L 24
	P3MM SPACING	I2S0_RESET_L 24 147
	P3MM SPACING	I2S1_RESET_L 8 24
	P3MM SPACING	I2S2_RESET_L 24 154
	P3MM SPACING	MB_SLOT_RESET_L 24
	P3MM SPACING	NB_SLOT_RESET_L 20 24
	P3MM SPACING	SB_CPU_A0_SRESET_L 24 56
	P3MM SPACING	SB_CPU_A1_SRESET_L 24 56
	P3MM SPACING	SB_CPU_B0_SRESET_L 24 56
	P3MM SPACING	SB_CPU_B1_SRESET_L 24 56


Page Notes

Power aliases required by this page:
 - _PP3V3_PCI - _PP3V3_PWRON_SB
 - _PP2V5_PWRON_SB - _PP1V2_PWRON_SB

Signal aliases required by this page: (NONE)

BOM options provided by this page:
 - PCI_64BIT: Configures Shasta for 64-bit PCI
 - XOC: XOC required for Shasta GPIOs
 - MPIC_NB/MPIC_SB: Selects whether Northbridge or Southbridge MPIC will be used for interrupt controller.





PULSAR2 POWER

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. E
	SCALE NONE	SHEET 25	OF 154

PLACE ALL 0-OHM SERIES RESISTORS
ON THIS PAGE NEAR PULSAR



REMOVED R2632 AND R2630
FROM UNUSED CLOCKS FOR EMC

QUASAR CLOCKS ARE RESISTOR DIVIDED DOWN
TO 1.8V ON QUASAR PAGES
LAST MODIFIED: APR 26, 04

PULSAR2 CLOCKS
 SYNC_MASTER=FINO-ME SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		26	154

N/C ALIASES

N/C RAINIER CLOCKS

NC_CLK_RAI_REFCLK_66M == CLK_RAI_REFCLK_66M 26
MAKE_BASE=TRUE

NC_CLK_RAI_GIGE_25MHZ == CLK_RAI_GIGE_25MHZ 26
MAKE_BASE=TRUE

NC_CLK_RAI_200M_P<0> == CLK_RAI_200M_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_200M_N<0> == CLK_RAI_200M_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEA_P<0> == CLK_RAI_PCIEA_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEA_N<0> == CLK_RAI_PCIEA_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEB_P<0> == CLK_RAI_PCIEB_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEB_N<0> == CLK_RAI_PCIEB_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEC_P<0> == CLK_RAI_PCIEC_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEC_N<0> == CLK_RAI_PCIEC_N<0> 26
MAKE_BASE=TRUE

N/C CPUB CLOCKS

NC_EI_CPU_B_SYSCLK_P == EI_CPU_B_SYSCLK_P 26
MAKE_BASE=TRUE

NC_EI_CPU_B_SYSCLK_N == EI_CPU_B_SYSCLK_N 26
MAKE_BASE=TRUE

NC_CPU_B_APSYNC == CPU_B_APSYNC 26
MAKE_BASE=TRUE

N/C QUASAR CLOCKS

NC_RAM_ARB0_REF25MHZ == RAM_ARB0_REF25MHZ 26
MAKE_BASE=TRUE


NC_RAM_ARB1_REF25MHZ == RAM_ARB1_REF25MHZ 26
MAKE_BASE=TRUE

CLOCK CONSTRAINTS

	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	ELECTRICAL_CONSTRAINT_SET	
26 20 NB_PMR_CLK_P	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	479
26 20 NB_PMR_CLK_N	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	481
119 26 PCI_CLK66M_SB_INT		PCI_CLK_SB	P3MM_SPACING	PCI_CLK_SB	483
119 26 PCI_CLK33M_SB_EXT RR		PCI_CLK_SB	PCI_CLK_SB	PCI_CLK_SB_CAP	480

NOTE:
ALL OTHER CLOCK CONTRAINTS ON THEIR
RESPECTIVE BUS PAGES

26 PCI_CLK33M_USB2 == PCI_CLK33M_USB2 122
MAKE_BASE=TRUE



Pulsar Aliases

SYNC_MASTER=FINO-ME SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	27 OF 154	
NONE			

AMBIENT LIGHT SENSOR CONNECTOR




I2C ADDR:72(1001000)


POWER BUTTON HEADER




SYS POWER AND RESET BUTTON




RTC BATTERY



SYS LED'S




SMU RESET BUTTON




SMU DEBUG/DOWNLOAD CONNECTOR

SAME CONNECTOR AS Q63 CPU CARD FOR SAT



DRIVE STRONG HRESET AND BYPASS TO CPU



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480081	1	RES, 39.2 OHM, 1%, 402, LF	R2903	20_INCH_LCD


SMU SUPPLEMENTAL (2)

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		29	154

R2930, R2931, J2904 SHOULD BE MOVED BACK TO THE DEVELOPMENT BOM POST-RAMP



SHARE SMU JTAG TCK WITH CPU AND NB (PRIMARY PLAN)
 SHARE SMU JTAG TDI WITH CPU AND NB (PRIMARY PLAN)
 NOTE: WE WENT WITH BACKUP PLAN, PRIMARY REMOVED
 TO AVOID STUBS

NB JTAG IS A DEVELOPMENT ONLY FEATURE
 PLACE 0-OHM R3030 AND R3031 TO AVOID STUBS
 R3030, R3031, C3031, U3031, R3032, R3033 SHOULD MOVE TO DEVELOPMENT BOM POST RAMP

PCB: PLACE U3070 NEAR SMU
 CRITICAL
 U3070
 SN74LVC2G157
 TSSOP

PCB: PLACE U3071 NEAR SMU OR NEAR KODIAK.
 CRITICAL
 U3071
 74LVC1G
 SCT70-6

PULLDOWNS TO BUFFERS/LOGIC GATES

SMU SUPPLEMENTAL (3)

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	REV.	
NONE	30 OF	154	

SMU ALIASES

ALIASES ARE ONLY NECESSARY WHERE USE DIFFERS FROM Q63.

COMMENT (ONLY IF USE DIFFERS FROM Q63)	M23 NET NAME	M23 SMU ALLOCATION	Q63 NET NAME (SHARED PAGE)
Q63 NC'S THESE AS IT USES A SAT.		CPU_SENSE_I0 P0.0	
		CPU_SENSE_V0 P0.1	
		CPU_TEMP0 P0.2	
		CPU_BYPASS P0.3	
M23/M33 DOESN'T HAVE THOSE FANS.	NC SMU FAN RPM3	FAN_CNTRL0_4 P0.4	SMU FAN RPM3
	NC SMU FAN RPM4	FAN_CNTRL0_5 P0.5	SMU FAN RPM4
	NC SMU FAN RPM5	FAN_CNTRL0_6 P0.6	SMU FAN RPM5
Q63 USES SMU_SER_SEL FOR SPDIF-SMU-DEBUG. NOT M23/M33 FEATURE. M23/M33 DOESN'T USE. P1.0 NC ON PG 7.	NC SMU SER_SEL	SMU_SCCL_SEL P0.7	SMU SER_SEL
SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7.		CPU_SENSE_I1 P1.1	
		CPU_SENSE_V1 P1.2	
		CPU_TEMP1 P1.3	
		PS1_3 P1.3	
		PS1_4 P1.4	
M23/M33 DOESN'T USE P1.4. NC ON PG 7.		POWERFAIL* P1.5	
CPU_VID_LE0 FOR Q82. NOT M23/M33 FEATURE. CONSIDER DOOR_AJAR FOR M23/M33 DIMM ACCESS DOOR?	NC SMU CPU VID LE0	CPU_VID_LE0 P1.6	SMU FAN TACH9
CPU_VID_LE1 FOR Q82. NOT M23/M33 FEATURE. M23/M33 DOESN'T HAVE THIS FAN.	NC SYS DOOR AJAR L	DOOR_AJAR* P1.7	SYS DOOR AJAR L
	NC SMU CPU VID LE1	CPU_VID_LE1 P2.0	SMU FAN TACH6
	NC SMU FAN TACH7	FAN_TACH2_1 P2.1	SMU FAN TACH7
		FAN_TACH2_2 P2.2	
		FAN_TACH2_3 P2.3	
		FAN_TACH2_4 P2.4	
M23/M33 DOESN'T HAVE FAN TACHS P2.5, P2.6, P2.7. M23/M33 USES TACH0 (P2.2), TACH1 (P2.3), TACH2 (P2.4) ONLY.	NC SMU FAN TACH3	FAN_TACH2_5 P2.5	SMU FAN TACH3
	NC SMU FAN TACH4	FAN_TACH2_6 P2.6	SMU FAN TACH4
	NC SMU FAN TACH5	FAN_TACH2_7 P2.7	SMU FAN TACH5
M23/M33 ONLY CONNECTS I2C TO KODIAK NOW; CPU HAS PULLUPS ON ITS PG.	I2C SMU A SDA	I2C_A_DAT P3.0	I2C SMU A SDA IN
	I2C SMU A SCL	I2C_A_CLK P3.1	I2C SMU A SDA OUT L
	SMU JTAG TDI	TDI P3.2	I2C SMU A SCL IN
	SMU JTAG TCK	TCK P3.3	I2C SMU A SCL OUT L
		IIC_E_DAT P3.4	
		IIC_E_CLK P3.5	
		DIAG_LED P3.6	
		OVERTEMP* P3.7	
		CPU_VID[0] P6.0	
		CPU_VID[1] P6.1	
		CPU_VID[2] P6.2	
		CPU_VID[3] P6.3	
		CPU_VID[4] P6.4	
		CPU_VID[5] P6.5	
		DEBUG_RXD P6.6	
		DEBUG_TXD P6.7	
		IIC_B_DAT P7.0	
		IIC_B_CLK P7.1	
Q63 USE OF P7.2 IS PWM FAN SELECT BETWEEN CPU OR NB TMS AND TDO FROM/TO SMU	SMU CPU NB SEL	CPU_TMS P7.2	I2C SMU CPU SDA IN
		FAN_CNTRL7_3 P7.3	
M23/M33 DOESN'T HAVE THIS FAN (P7.4) M23/M33 USES FAN_RPM0 (P7.3), FAN_RPM1 (P7.5), FAN_RPM2 (P7.7) ONLY.	NC I2C SMU CPU SCL IN	FAN_CNTRL7_4 P7.4	I2C SMU CPU SCL IN
		FAN_CNTRL7_5 P7.5	
		VDNAP2 P7.6	
		FAN_CNTRL7_7 P7.7	
		SYSTEM_LED P8.0	
		NB_RESET* P8.1	
		PME* P8.2	
M23/M33 DOESN'T NEED TO MAKE VDNAP0 DO TRIPLE-DUTY.	SB VDNAP0	VDNAP0 P8.3	SB CPU VDNAP0 OR QREQ OR SPDIF
		SLEWING* P8.4	
	SMU JTAG TMS	DR_5 P8.5	I2C SMU CPU SDA OUT L
		POWERUP* P8.6	
		SLEEP P8.7	
		CLK_RESET* P9.0	
Q63 USE OF P9.1 IS TACH 8.	CPU HRESET	CPU_HRESET P9.1	SMU FAN TACH8
		SMU_DOORBELL* P9.2	
		STOP_XTAL* P9.3	
		PS9_5 P9.5	
		PS9_6 P9.6	
SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7. M23/M33 HAS NO SLOTS.	NC SLOT TOTAL PWR	SLOT_TOTAL_PWR P9.7	SYS SLOT PWR
		VDNAP1 P10.0	
		IO_RESET* P10.1	
		SUSPEND_ACK* P10.2	
		SUSPEND_IO_ACK* P10.3	
		SUSPEND_REQ* P10.4	
		PWR_BUTTON* P10.5	
		RST_BUTTON* P10.6	
	SMU JTAG TDO	TDO P10.7	I2C SMU CPU SCL OUT L




SMU SUPPLEMENTAL (4)

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	31 OF	154
NONE			



Fan 0, 1 & System Temp

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	32	154	



Fan 2 & HD Temp

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. E
	SCALE NONE	SHEET 33 OF	TOTAL SHEETS 154

SMU AND NB I2C A BUS


SB I2C BUS

SMU I2C B BUS

SMU I2C E BUS


NB I2C C BUS

NB I2C B BUS



I2C Connections
 SYNC_MASTER=FINO-ME SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	39 OF 154



U1900
BGA
(7 OF 10)
PART 0
PWR/GND

KODIAK-ASTC-040812

KODIAK EI PWR & CAPS
 SYNC_MASTER=Q63 SYNC_DATE=08/01/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	41 OF		154

D

D

C


C

B

B

A


A



EI_BUS SYS_CLK CONSTRAINTS MOVED TO PAGE 56 TO SUPPORT M23/M33

KODIAK EI A		
SYNC_MASTER=Q63	SYNC_DATE=08/01/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	42	154	




CPU EI AND IO

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	43	154	



NOTES

JTAG DRIVEN ON SMU PG 30
 QREQ PULLDOWNS ON Q63 SHARED PAGE
 SRESET DRIVEN ON PG 56
 INT DRIVEN BY KODIAK
 R4739 REQUIRED TO ACCESS THE RINGS

4.7K RESISTORS FOR MANUFACTURING-TEST-TYPE PULLUPS OR PULLDOWNS.
 1K RESISTORS FOR IMPORTANT USE OR STRAPPING OPTIONS.

>= 1.8 GHZ *

SELECT PROCESSOR CLOCK MULTIPLIER. PROCESSOR CLOCK(MHZ)= SYSTCLOCK * PLLMULT.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4734	EI_3T01
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4718	EI_2T01

SELECT EI BUS DIVIDER. BUS DATA RATE(BPS)= (PROCESSOR CLOCK) / BUSCFG.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4726,R4728	EI_2T01
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4710,R4728	EI_3T01
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4710,R4712	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4726,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4726,R4712	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4712	NOSTUFF

SELECT ELASTIC MODE OR BYPASS.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4736	
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4720	NOSTUFF


SELECT PLL FREQUENCY RANGE.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4730,R4732	CPU_PLL_LOW
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4730,R4716	CPU_PLL_HIGH
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4714,R4732	CPU_PLL_MEDIUM
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4714,R4716	NOSTUFF

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4722	AVPRESET OFF
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4738	AVPRESET ON

* STUFF THESE ON M23.

PROCESSOR BUS CONFIGURATION



CPU STRAPS


SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHEET OF		
NONE	47 OF		154



PROC DECOUPLING

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. E
	SCALE NONE	SHT 49 OF	154



VCORE VOLTAGE CONTROLLER (VC)

VCORE SUPPLY PHASE 1 (GD1)

VCORE SUPPLY PHASE 2 (GD2)

VC PROCESSOR VOLTAGE SENSING

PHYSICAL CONSTRAINTS

CHOICE OF:
 1) VCORE PLANE SENSING
 2) KELVIN POINT SENSING

MIN_LINE_WIDTH=0.20MM
 MIN_NECK_WIDTH=0.50MM
 UNDER PROCESSOR

CPU SENSE SIDE

MIN_LINE_WIDTH MIN_NECK_WIDTH

GD1_DRN	0.25 MM	0.25 MM	GD2_DRN	0.25 MM	0.25 MM
GD1_BST	0.25 MM	0.25 MM	GD2_BST	0.25 MM	0.25 MM
GD1_VREG	0.25 MM	0.25 MM	GD2_VREG	0.25 MM	0.25 MM
GD1_VPN	0.25 MM	0.25 MM	GD2_VPN	0.25 MM	0.25 MM
GD1_TG	0.25 MM	0.25 MM	GD2_TG	0.25 MM	0.25 MM
GD1_BG	0.25 MM	0.25 MM	GD2_BG	0.25 MM	0.25 MM
GD1_FET_RC	0.25 MM	0.25 MM	GD2_FET_RC	0.25 MM	0.25 MM
GD1_PN	0.60 MM	0.25 MM	GD2_PN	0.60 MM	0.25 MM
GD1_BST_R	0.25 MM	0.25 MM	GD2_BST_R	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
VC_OSCREF	0.25 MM	0.20 MM	Q520
CPU_VID_R<0..5>	0.25 MM	0.20 MM	Q510
VC_DACSTEP	0.25 MM	0.20 MM	Q521
VC_AGN2	0.50 MM	0.20 MM	Q522
VC_BGOUT	0.25 MM	0.20 MM	Q523
VC_OS1	0.25 MM	0.20 MM	Q501
VC_OS2	0.25 MM	0.20 MM	Q502
VC_VCC	0.25 MM	0.25 MM	Q503
VC_OS_HUB	0.25 MM	0.20 MM	Q504
VC_OUTSEN	0.25 MM	0.20 MM	Q505
VC_OUTSEN_R	0.25 MM	0.20 MM	Q506
VCORE_SENSE_GND	0.25 MM	0.20 MM	Q507
VCORE_SENSE_VOUT	0.25 MM	0.20 MM	Q508
VC_AUX1	0.25 MM	0.25 MM	Q509
VC_AUX2	0.25 MM	0.25 MM	Q510
VC_OUT1	0.45 MM	0.25 MM	Q511
VC_OUT2	0.45 MM	0.25 MM	Q512
VC_ERROUT	0.25 MM	0.20 MM	Q513
VC_ERROUT_RC	0.25 MM	0.20 MM	Q514
VC_OS_HUB_RC	0.25 MM	0.20 MM	Q515

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
376S0340	376S0388		Q5010, Q5020	
376S0341	376S0390		Q5011, Q5013, Q5021, Q5023	

CPU Vcore VREG

SYNC_MASTER=M23-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	50 OF	154
NONE			




CPU VCORE MORE BYPASS

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT		
NONE	52 OF		154

8

7

6

5



4

3

2

1

PROCESSOR AVDD VREG



CPU AVDD VREG

SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	54	154	

8

7

6

5

4

3

2

1

CONNECT PULSAR CLKS TO CPU/NB

Table with 4 columns: Pin, Signal Name, Constraint, and Pin. Rows include EI_CPU_SYSCLK_P, EI_CPU_SYSCLK_N, EI_CPU_APSYNC, EI_CPU_TREN_CLK, EI_NB_APSYNC.

CONNECT KODIAK EI A TO/FROM CPU

Table with 4 columns: Pin, Signal Name, Constraint, and Pin. Rows include EI_NB_TO_CPU_CLK_P, EI_NB_TO_CPU_CLK_N, EI_NB_TO_CPU_AD<0..43>, EI_NB_TO_CPU_SR_P<0..1>, EI_NB_TO_CPU_SR_N<0..1>.

Table with 4 columns: Pin, Signal Name, Constraint, and Pin. Rows include EI_CPU_TO_NB_CLK_P, EI_CPU_TO_NB_CLK_N, EI_CPU_TO_NB_AD<0..43>, EI_CPU_TO_NB_SR_P<0..1>, EI_CPU_TO_NB_SR_N<0..1>.

CONNECT CPU TO KODIAK QREQ A0

Table with 4 columns: Pin, Signal Name, Constraint, and Pin. Row: CPU_TO_NB_QREQ_L, CPU_A0_TO_NB_QREQ_L.

CONNECT CPU TO KODIAK QACK A0, NC OTHERWISE

Table with 4 columns: Pin, Signal Name, Constraint, and Pin. Rows include CPU_QACK_L, NC_CPU_A1_QACK_L, NC_CPU_B0_QACK_L, NC_CPU_B1_QACK_L.

CONNECT CPU TO KODIAK/SHASTA INT A0, NC OTHERWISE

Table with 4 columns: Pin, Signal Name, Constraint, and Pin. Rows include CPU_INT_L, NC_NB_CPU_A1_INT_L, NC_NB_CPU_B0_INT_L, NC_NB_CPU_B1_INT_L.

CONNECT CPU TO SHASTA SRESET A0, NC OTHERWISE


Table with 4 columns: Pin, Signal Name, Constraint, and Pin. Rows include CPU_SRESET_L_R, NOTUSED_CPU_A1_SRESET_L, NOTUSED_CPU_B0_SRESET_L, NOTUSED_CPU_B1_SRESET_L.

WIRE OUT KODIAK AND CPU SIGNALS FOR TP'S

Table with 4 columns: Pin, Signal Name, Constraint, and Pin. Rows include TP_NB_B_TRIGGER_OUT, TP_NB_A_TRIGGER_OUT, TP_CPU_APSYNCOUT, TP_CPU_TRIGGER_IN, TP_CPU_TRIGGER_OUT, NC_PSR0, NC_PSR0_ENABLE, TP_CPU_ATTENTION, NC_CPU_AFN.

REMEMBER TO UPDATE NO_TEST PROPERTIES ON PG 6

CPU_CHKSTOP OR MCP TO NB



EI BUS AND SYSCLK CONSTRAINT LABELS

Table with 5 columns: Signal Name, ELECTRICAL_CONSTRAINT_SET, NET_SPACING_TYPE, NET_PHYSICAL_TYPE, DIFFERENTIAL_PAIR, and Pin. Rows include EI_CPU_TO_NB_CLK_P, EI_CPU_TO_NB_CLK_N, EI_CPU_TO_NB_AD<0..21>, EI_CPU_TO_NB_SR_P<0..1>, EI_CPU_TO_NB_SR_N<0..1>, EI_NB_TO_CPU_CLK_P, EI_NB_TO_CPU_CLK_N, EI_NB_TO_CPU_AD<0..43>, EI_NB_TO_CPU_SR_P<0..1>, EI_NB_TO_CPU_SR_N<0..1>, EI_NB_APSYNC, EI_CPU_APSYNC, EI_CPU_SYSCLK_P, EI_CPU_SYSCLK_N, EI_NB_SYSCLK_P, EI_NB_SYSCLK_N, EI_CPU_TO_NB_AD<22>, EI_CPU_TO_NB_AD<23..43>.


NC KODIAK EI B OUTPUT PORT

Table with 4 columns: Pin, Signal Name, Constraint, and Pin. Rows include NC_EI_NB_TO_CPU_B_CLK_P, NC_EI_NB_TO_CPU_B_CLK_N, NC_EI_NB_TO_CPU_B_AD<0..43>, NC_EI_NB_TO_CPU_B_SR_P<0..1>, NC_EI_NB_TO_CPU_B_SR_N<0..1>.

NC KODIAK EI B INPUT PORT


Table with 4 columns: Pin, Signal Name, Constraint, and Pin. Rows include NC_EI_CPU_B_TO_NB_CLK_P, NC_EI_CPU_B_TO_NB_CLK_N, NC_EI_CPU_B_TO_NB_AD<0..43>, NC_EI_CPU_B_TO_NB_SR_P<0..1>, NC_EI_CPU_B_TO_NB_SR_N<0..1>.

PULLUPS FOR SRESET'S FROM SHASTA



SRESET LEVEL-TRANSLATOR AND TWO-WAY GLITCH PROTECT

BUFFER LEVEL-SHIFTS SHASTA'S 3.3V PUSH-PULL SIGNAL TO CPU FOR FAST RISE/FALL TRANSITIONS. BUFFER HIGH-Z'S OUTPUT WHEN PROC VCORE NOT POWERED BUT OVOID IS, TO PROTECT OVDD-LEVEL OUTPUT FROM CPU SRESET PIN.



NOTE, NB UNUSED INTS DO NOT REQUIRE PULLUPS, ONLY SHASTA (SINCE ITS OUTPUTS ARE TEMPORARILY INPUTS ON BOOTUP).

INT PULLUP IS SO INT PIN IS NOT FLOATING TO PROCESSOR BUT WEAK TO ALLOW KODIAK TO DRIVE PUSH-PULL STRONGLY

CPU ALIASES & MISC


SYNC_MASTER=FINO-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with 3 columns: DRAWING NUMBER (D 051-6790), SCALE (NONE), and SHEET (56 OF 154). Includes Apple logo and 'APPLE COMPUTER INC.' text.




U1900
(8 OF 10)
PART 1 OF 10
PWR/GND

KODIAK-NBEM-040812

Q63: SEE P.20 FOR MORE DECOUPLING CAPS FOR THESE PINS.

KODIAK NBEM PWR & CAPS
 SYNC_MASTER=Q63 SYNC_DATE=08/01/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHEET		OF
NONE	58		154



U1900
BGA
(4 OF 10)
INTERFACE - DATA
MEMORY

U1900
BGA
(3 OF 10)
INTERFACE - CONTROL
MEMORY

Kodiak 128bit CS/CKE/ODT mapping (Q63 style)

DIMM RANK	CS*	CKE	ODT	M23 Function	D bits
A0	0	1	0	onboard DRAM	0:63
A1	1	1	0	*unused*	0:63
B2	8	0	4	U6700 rank 1	64:127
B3	9	1	4	U6700 rank 2	64:127
C4	2	2	1	*unused*	0:63
C5	3	2	1	*unused*	0:63
D6	10	3	2	*unused*	0:63
D7	11	3	2	*unused*	0:63
E8	5	5	5	*unused*	64:127
E9	6	5	5	*unused*	64:127
F10	13	4	6	*unused*	64:127
F11	14	4	6	*unused*	64:127
G12	7	6	3	*unused*	0:63
G13	9	6	3	*unused*	0:63
H14	14	6	7	*unused*	64:127
H15	15	6	7	*unused*	64:127

Kodiak 128bit CS/CKE/ODT mapping (v1.1 only)

DIMM RANK	CS*	CKE	ODT	M23 Function	D bits
A0	0	1	0	onboard DRAM	0:63
A1	1	1	0	*unused*	0:63
B2	4	4	2	U6700 rank 1	64:127
B3	5	5	2	U6700 rank 2	64:127
C4	3	3	1	*unused*	0:63
C5	3	3	1	*unused*	0:63
D6	6	6	6	*unused*	64:127
D7	7	7	6	*unused*	64:127

DQ/DQS OKAY TO TIE TO GROUND FOR THERMALS

PLACE CLOSE TO KODIAK PIN WITHIN 20MIL FROM VIA FOR EACH VREF

Kodiak Memory Dq/Ctl

SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6790	E
SCALE	SHEET	OF	
	NONE	59	154

KODIAK MEMORY INTERFACE



APPLE COMPUTER INC.




ALL R PACKS ARE 1/16W 5%

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
RAM_CLKA_P	RAM_CLK	RAM_CLK	RAM_CLKDIK_CLK_DP
RAM_CLKA_N	RAM_CLK	RAM_CLK	RAM_CLKDIK_CLK_DP
RAM_DIMM_A_CLK_P0	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK0_DP
RAM_DIMM_A_CLK_N0	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK0_DP
RAM_DIMM_A_CLK_P1	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK1_DP
RAM_DIMM_A_CLK_N1	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK1_DP
RAM_DIMM_A_CLK_P2	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK2_DP
RAM_DIMM_A_CLK_N2	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK2_DP
RAM_ONBOARD_CLK_P0_1	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK0_DP
RAM_ONBOARD_CLK_N0_1	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK0_DP
RAM_ONBOARD_CLK_P2_3	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK2_DP
RAM_ONBOARD_CLK_N2_3	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK2_DP
RAM_ONBOARD_CLK_P4_5	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK4_DP
RAM_ONBOARD_CLK_N4_5	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK4_DP
RAM_ONBOARD_CLK_P6_7	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK6_DP
RAM_ONBOARD_CLK_N6_7	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK6_DP
RAM_CLK_FBIN_P	RAM_FB_CLK_EC	RAM_CLK	RAM_FBIN_CLK_DP
RAM_CLK_FBIN_N	RAM_FB_CLK_EC	RAM_CLK	RAM_FBIN_CLK_DP
RAM_CLK_FBOUT_P	RAM_FB_CLK_EC	RAM_CLK	RAM_FBOUT_CLK_DP
RAM_CLK_FBOUT_N	RAM_FB_CLK_EC	RAM_CLK	RAM_FBOUT_CLK_DP
RAM_DQ<7..0>	RAM_DQS0_EC	RAM_CAD	RAM_DQS_0_DP
RAM_DQS_P<0>	RAM_DQS0_EC	RAM_DQS	RAM_DQS_0_DP
RAM_DQS_N<0>	RAM_DQS0_EC	RAM_DQS	RAM_DQS_0_DP
RAM_DQ<15..8>	RAM_DQS1_EC	RAM_CAD	RAM_DQS_1_DP
RAM_DQS_P<1>	RAM_DQS1_EC	RAM_DQS	RAM_DQS_1_DP
RAM_DQS_N<1>	RAM_DQS1_EC	RAM_DQS	RAM_DQS_1_DP
RAM_DQ<23..16>	RAM_DQS2_EC	RAM_CAD	RAM_DQS_2_DP
RAM_DQS_P<2>	RAM_DQS2_EC	RAM_DQS	RAM_DQS_2_DP
RAM_DQS_N<2>	RAM_DQS2_EC	RAM_DQS	RAM_DQS_2_DP
RAM_DQ<31..24>	RAM_DQS3_EC	RAM_CAD	RAM_DQS_3_DP
RAM_DQS_P<3>	RAM_DQS3_EC	RAM_DQS	RAM_DQS_3_DP
RAM_DQS_N<3>	RAM_DQS3_EC	RAM_DQS	RAM_DQS_3_DP
RAM_DQ<39..32>	RAM_DQS4_EC	RAM_CAD	RAM_DQS_4_DP
RAM_DQS_P<4>	RAM_DQS4_EC	RAM_DQS	RAM_DQS_4_DP
RAM_DQS_N<4>	RAM_DQS4_EC	RAM_DQS	RAM_DQS_4_DP
RAM_DQ<47..40>	RAM_DQS5_EC	RAM_CAD	RAM_DQS_5_DP
RAM_DQS_P<5>	RAM_DQS5_EC	RAM_DQS	RAM_DQS_5_DP
RAM_DQS_N<5>	RAM_DQS5_EC	RAM_DQS	RAM_DQS_5_DP
RAM_DQ<55..48>	RAM_DQS6_EC	RAM_CAD	RAM_DQS_6_DP
RAM_DQS_P<6>	RAM_DQS6_EC	RAM_DQS	RAM_DQS_6_DP
RAM_DQS_N<6>	RAM_DQS6_EC	RAM_DQS	RAM_DQS_6_DP
RAM_DQ<63..56>	RAM_DQS7_EC	RAM_CAD	RAM_DQS_7_DP
RAM_DQS_P<7>	RAM_DQS7_EC	RAM_DQS	RAM_DQS_7_DP
RAM_DQS_N<7>	RAM_DQS7_EC	RAM_DQS	RAM_DQS_7_DP
RAM_DQ<71..64>	RAM_DQS8_EC	RAM_CAD	RAM_DQS_8_DP
RAM_DQS_P<8>	RAM_DQS8_EC	RAM_DQS	RAM_DQS_8_DP
RAM_DQS_N<8>	RAM_DQS8_EC	RAM_DQS	RAM_DQS_8_DP
RAM_DQ<79..72>	RAM_DQS9_EC	RAM_CAD	RAM_DQS_9_DP
RAM_DQS_P<9>	RAM_DQS9_EC	RAM_DQS	RAM_DQS_9_DP
RAM_DQS_N<9>	RAM_DQS9_EC	RAM_DQS	RAM_DQS_9_DP
RAM_DQ<87..80>	RAM_DQS10_EC	RAM_CAD	RAM_DQS_10_DP
RAM_DQS_P<10>	RAM_DQS10_EC	RAM_DQS	RAM_DQS_10_DP
RAM_DQS_N<10>	RAM_DQS10_EC	RAM_DQS	RAM_DQS_10_DP
RAM_DQ<95..88>	RAM_DQS11_EC	RAM_CAD	RAM_DQS_11_DP
RAM_DQS_P<11>	RAM_DQS11_EC	RAM_DQS	RAM_DQS_11_DP
RAM_DQS_N<11>	RAM_DQS11_EC	RAM_DQS	RAM_DQS_11_DP
RAM_DQ<103..96>	RAM_DQS12_EC	RAM_CAD	RAM_DQS_12_DP
RAM_DQS_P<12>	RAM_DQS12_EC	RAM_DQS	RAM_DQS_12_DP
RAM_DQS_N<12>	RAM_DQS12_EC	RAM_DQS	RAM_DQS_12_DP
RAM_DQ<111..104>	RAM_DQS13_EC	RAM_CAD	RAM_DQS_13_DP
RAM_DQS_P<13>	RAM_DQS13_EC	RAM_DQS	RAM_DQS_13_DP
RAM_DQS_N<13>	RAM_DQS13_EC	RAM_DQS	RAM_DQS_13_DP
RAM_DQ<119..112>	RAM_DQS14_EC	RAM_CAD	RAM_DQS_14_DP
RAM_DQS_P<14>	RAM_DQS14_EC	RAM_DQS	RAM_DQS_14_DP
RAM_DQS_N<14>	RAM_DQS14_EC	RAM_DQS	RAM_DQS_14_DP
RAM_DQ<127..120>	RAM_DQS15_EC	RAM_CAD	RAM_DQS_15_DP
RAM_DQS_P<15>	RAM_DQS15_EC	RAM_DQS	RAM_DQS_15_DP
RAM_DQS_N<15>	RAM_DQS15_EC	RAM_DQS	RAM_DQS_15_DP
RAM_DQ_R<127..0>		RAM_CAD	
RAM_DQS_P_R<15..0>		RAM_DQS	
RAM_DQS_N_R<15..0>		RAM_DQS	
RAM_A<15..14>	RAM_A_CTI_EC	RAM_CAD	
RAM_A<13..0>	RAM_A_CTI_EC	RAM_CAD	
RAM_BA<1..0>	RAM_A_CTI_EC	RAM_CAD	
RAM_BA<2>	RAM_A_CTI_1_EC	RAM_CAD	
RAM_BAS_L	RAM_A_CTI_EC	RAM_CAD	
RAM_CAS_L	RAM_A_CTI_EC	RAM_CAD	
RAM_WE_L	RAM_A_CTI_EC	RAM_CAD	
RAM_A_R<15..0>		RAM_CAD	
RAM_BA_R<2..0>		RAM_CAD	
RAM_RAS_L_R		RAM_CAD	
RAM_CAS_L_R		RAM_CAD	
RAM_WE_L_R		RAM_CAD	
RAM_CS_L<0>	RAM_CS_ONBOARD_EC	RAM_CSCKEODT	RAM_CSCKEODT
RAM_CS_L<4>	RAM_CS_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT
RAM_CS_L<5>	RAM_CS_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT
RAM_CS_L<8>	RAM_CS_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT
RAM_CS_L<9>	RAM_CS_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT
RAM_CS_L<R<0>		RAM_CSCKEODT	RAM_CSCKEODT
RAM_CS_DIMM_A		RAM_CSCKEODT	RAM_CSCKEODT
RAM_CS_DIMM_B		RAM_CSCKEODT	RAM_CSCKEODT
RAM_CKE<0>	RAM_CKE_DIMM_ONBOARD_EC	RAM_CSCKEODT	RAM_CSCKEODT
RAM_CKE<1>	RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT
RAM_CKE<4>		RAM_CSCKEODT	RAM_CSCKEODT
RAM_CKE<5>		RAM_CSCKEODT	RAM_CSCKEODT
RAM_CKE_R<0>		RAM_CSCKEODT	RAM_CSCKEODT
RAM_CKE_DIMM_B		RAM_CSCKEODT	RAM_CSCKEODT
RAM_CKE_DIMM_A		RAM_CSCKEODT	RAM_CSCKEODT
RAM_ODT<0>	RAM_ODT_ONBOARD_EC	RAM_CSCKEODT	RAM_CSCKEODT
RAM_ODT<2>	RAM_ODT_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT
RAM_ODT<4>		RAM_CSCKEODT	RAM_CSCKEODT
RAM_ODT_R<0>		RAM_CSCKEODT	RAM_CSCKEODT
RAM_ODT_DIMM_A		RAM_CSCKEODT	RAM_CSCKEODT

RAM_CLK PRIMARY SPACING SET BASED ON DIFF IMPEDANCE
 RAM_CLK LINE-LINE SPACING SET TO 15MIL
 TOTAL LENGTH TOLERANCE = 20PS = 2.82MM
 RAM_CAD SPACING IS 10MIL

Parallel Term
 SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




Main Memory Clock Buffer

SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. E
	SCALE NONE	SHIT 62 OF 154	





MEMORY ADDR BRANCHING

SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	63	154	



PLACE CAPS CLOSE TO VDD/VDDQ PINS OF DIMM SOCKET

1	C6701	2.2UF	20%	CSRM1	609	2	C6702	0.22UF	20%	X5R	402	3	C6703	0.22UF	20%	X5R	402	4	C6704	0.22UF	20%	X5R	402	5	C6705	0.22UF	20%	X5R	402	6	C6706	0.22UF	20%	X5R	402	7	C6707	0.22UF	20%	X5R	402	8	C6708	0.22UF	20%	X5R	402	9	C6709	0.22UF	20%	X5R	402	10	C6710	0.22UF	20%	X5R	402	11	C6711	0.22UF	20%	X5R	402	12	C6712	0.22UF	20%	X5R	402	13	C6713	0.22UF	20%	X5R	402	14	C6714	2.2UF	20%	CSRM1	609	15	C6719	0.22UF	20%	X5R	402	16	C6721	0.22UF	20%	X5R	402	17	C6722	0.22UF	20%	X5R	402
---	-------	-------	-----	-------	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	-------	-----	-------	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----

KEY

65	VSS	185	RAM_DIMM_CLK_P0	61 62
66	VSS	186	RAM_DIMM_CLK_N0	61 62
67	VDD	187		
68	NC/PAR_IN	188	RAM_A<0>	59 61 68
69	VDD	189		
70	VDD	190	RAM_BA<1>	59 61 68
71	BA1	191		
72	VDDQ	192	RAM_RAS_L	59 61 68
73	RAS_L	193	RAM_CS_DIMM_A	61
74	SO_L	194		
75	VDDQ	195	RAM_ODT_DIMM_A	61
76	ODT0	196	RAM_A<13>	59 61 68
77	NC/A13	197		
78	VDD	198		
79	VSS	199	RAM_DQ<99>	59 61
80	DQ36	200	RAM_DQ<97>	59 61
81	DQ37	201		
82	VSS	202		
83	DM4/DQS13	203		
84	NC/DQS13_L	204		
85	VSS	205	RAM_DQ<98>	59 61
86	DQ38	206	RAM_DQ<103>	59 61
87	DQ39	207		
88	VSS	208	RAM_DQ<107>	59 61
89	DQ40	209	RAM_DQ<108>	59 61
90	DQ41	210		
91	VSS	211		
92	DM5/DQS14	212		
93	NC/DQS14_L	213		
94	VSS	214	RAM_DQ<110>	59 61
95	DQ46	215	RAM_DQ<106>	59 61
96	DQ47	216		
97	VSS	217	RAM_DQ<115>	59 61
98	DQ52	218	RAM_DQ<116>	59 61
99	DQ53	219		
100	VSS	220	RAM_DIMM_CLK_P2	61 62
101	CK2/RFU	221	RAM_DIMM_CLK_N2	61 62
102	SA2	222		
103	NC	223		
104	DM6/DQS15	224		
105	NC/DQS15_L	225		
106	VSS	226	RAM_DQ<113>	59 61
107	DQ54	227	RAM_DQ<119>	59 61
108	DQ55	228		
109	VSS	229	RAM_DQ<125>	59 61
110	DQ60	230	RAM_DQ<126>	59 61
111	DQ57	231		
112	VSS	232		
113	DM7/DQS16	233		
114	NC/DQS16_L	234		
115	VSS	235	RAM_DQ<121>	59 61
116	DQ62	236	RAM_DQ<123>	59 61
117	DQ58	237		
118	VSS	238		
119	VDDSPD	239	RAM_DIMM_A_SA0	
120	SA0	240		
121	SCL			

Memory Dimm A

SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	67	154	



ONBOARD MEMORY SHOULD FOLLOW SPEC FOR RAW CARD VERSION A



VIAS FOR ECC STUB



VIAS FOR ECC STUB



MLB Mem Series Term

SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	68 OF 154



DOES VDDL NEED A SPECIAL FILTER?
CHECK DECOUPLING - TRY TO MATCH SINGLE RANK DIMM

On-Board DDR SDRAM


SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
333T0032	4	IC, SDRAM, DDR2, 512MBIT, X8	U6900, U6910, U6920, U6930	CRITICAL	
333T0032	4	IC, SDRAM, DDR2, 512MBIT, X8	U7040, U7050, U7060, U7070	CRITICAL	

	DRAWING NUMBER		REV.
	D 051-6790		E
SCALE		SHEET	OF
NONE		69	154



DOES VDDL NEED A SPECIAL FILTER?
CHECK DECOUPLING - TRY TO MATCH SINGLE RANK DIMM


On-Board DDR SDRAM

SYNC_MASTER=FINO-DS SYNC_DATE=06/20/2005



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6790	E
SIZE		OF	
NONE		70 154	



KODIAK AVDD FILTERING
(LOCATE CLOSE TO POWER AND GROUND PINS)



KODIAK PCI-E X16
SYNC_MASTER=063 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY
LAST MODIFIED=Tue Nov 1 14:56:25 2005
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE: NONE SHEET: 82 OF 154


APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-6790 REV: E

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
33880239	1	IC,RV370 XT, GRAPHICS CTLR	U8400	RV370XT
33880265	1	IC,RV380 XT A23, GRAPHICS CTLR	U8400	RV380XT

CRITICAL
CRITICAL

REMOVED COMPLIANCE TEST POINTS
FINO WILL PLACE COUPLING CAPACITORS ON RECEIVING SIDE
(THIS IS ALLOWED FOR CHIP TO CHIP PCIE)
CAP PAD CAN BE USED FOR COMPLIANCE TEST



GPU PCIe	
SYNC_MASTER=M23-DD	SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		84	154

A

A

D

D

C

C

B

B

8

7

6

5

4

3

2

1

8

7

6

5

4


3

2

1

GPU VCORE VREG

NOTE:
 SET OUTPUT = 1.25V +/- 2% FOR RV370 XT
 1.30V +/- 2% FOR RV380 XT
 IRU3037ACS VREF = 0.8 VDC
 $V_{OUT} = V_{REF} * (R8503 + R8505) / R8505$ M23=1.272V
 M33=1.332V
 PEAK CURRENT OF PPVCORE_GPU
 7.2A WITH RV370 XT
 8.3A WITH RV380 XT




GPU 1.7V VDDC_CT

GPU 1.20V PCIE PVDD




GPU 1.80V TPVDD

GPU 2.5V A2VDD



GPU 1.8V VREG



Graphics Vregs

SYNC_MASTER=M23-DD SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

POWER SEQUENCING FOR RV370/80: =PP3V3_GPU > =PPV_GPU_MEM > VDDC_CT > PPVCORE_GPU
 PP2V5_GPU_A2VDD > PP1V8_GPU > PCIE_PVDD

THE ENTIRE SEQUENCE SHOULD TAKE LESS THAN 40 MS (T1+T3 IN DATABOOK)
 HOWEVER IDEALLY ALL POWER RAILS SHOULD RAMP TOGETHER
 POWER DOWN SEQUENCE SHOULD BE IN REVERSE ORDER


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		85	154



U8400
RV370XT
BGA
(2 OF 5)
OMIT
CORE POWER

GPU Core Power
SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	86 OF 154		



GPU Frame Buffer
 SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHT	REV.
	NONE	87 OF 154	E

FRAME BUFFER A TERMINATION


PLACE R'S CLOSE TO MEMORY

PLACE CLOCK TERMINATION AFTER MEMORY
GPU -> MEMORY -> TERMINATION

Table of termination points for Frame Buffer A, including signals like FBD<31>, FBD<30>, FBD<29>, FBD<28>, FBD<27>, FBD<26>, FBD<25>, FBD<24>, FBD<0>, FBD<1>, FBD<2>, FBD<3>, FBD<17>, FBD<16>, FBD<18>, FBD<19>, FBD<15>, FBD<14>, FBD<13>, FBD<12>, FBD<10>, FBD<11>, FBD<9>, FBD<8>, FBD<5>, FBD<6>, FBD<4>, FBD<7>, FBD<20>, FBD<21>, FBD<22>, FBD<23>.

Table of termination points for Frame Buffer A, including signals like FBD<32>, FBD<33>, FBD<34>, FBD<35>, FBD<36>, FBD<37>, FBD<38>, FBD<39>, FBD<40>, FBD<41>, FBD<42>, FBD<43>, FBD<44>, FBD<45>, FBD<46>, FBD<47>, FBD<48>, FBD<49>, FBD<50>, FBD<51>, FBD<52>, FBD<53>, FBD<54>, FBD<55>, FBD<56>, FBD<57>, FBD<58>, FBD<59>, FBD<60>, FBD<61>, FBD<62>, FBD<63>.

Table of termination points for Frame Buffer A, including signals like FBDQS<0>, FBDQS<1>, FBDQS<2>, FBDQS<3>, FBDQS<4>, FBDQS<5>, FBDQS<6>, FBDQS<7>, FBDQM<0>, FBDQM<1>, FBDQM<2>, FBDQM<3>, FBDQM<4>, FBDQM<5>, FBDQM<6>, FBDQM<7>.



FRAME BUFFER B TERMINATION

Table of termination points for Frame Buffer B, including signals like FBD<64>, FBD<65>, FBD<66>, FBD<67>, FBD<84>, FBD<85>, FBD<86>, FBD<87>, FBD<72>, FBD<73>, FBD<75>, FBD<74>, FBD<68>, FBD<70>, FBD<69>, FBD<71>, FBD<80>, FBD<81>, FBD<82>, FBD<83>, FBD<76>, FBD<77>, FBD<78>, FBD<79>, FBD<91>, FBD<90>, FBD<89>, FBD<88>, FBD<95>, FBD<94>, FBD<93>, FBD<92>.

Table of termination points for Frame Buffer B, including signals like FBD<96>, FBD<97>, FBD<98>, FBD<99>, FBD<100>, FBD<101>, FBD<102>, FBD<103>, FBD<104>, FBD<105>, FBD<106>, FBD<107>, FBD<108>, FBD<109>, FBD<110>, FBD<111>, FBD<112>, FBD<113>, FBD<114>, FBD<115>, FBD<116>, FBD<117>, FBD<118>, FBD<119>, FBD<120>, FBD<121>, FBD<122>, FBD<123>, FBD<124>, FBD<125>, FBD<126>, FBD<127>.

Table of termination points for Frame Buffer B, including signals like FBDQS<8>, FBDQS<9>, FBDQS<10>, FBDQS<11>, FBDQS<12>, FBDQS<13>, FBDQS<14>, FBDQS<15>, FBDQM<8>, FBDQM<9>, FBDQM<10>, FBDQM<11>, FBDQM<12>, FBDQM<13>, FBDQM<14>, FBDQM<15>.





Table with columns: ELECTRICAL_CONSTRAINT_SET, NET_PHYSICAL_TYPE, NET_SPACING_TYPE, DIFFERENTIAL_PAIR. Lists various net names like FBD<127..0>, FBA<13..0>, FBBA<13..0>, FBDQM<15..0>, FBDQS<15..0>, FBARAS L, FBACAS L, FBABE L, FBAC90 L, FBACKE L, FBBRAS L, FBBCAS L, FBABWE L, FBBC90 L, FBBCKE L.


Table with columns: ELECTRICAL_CONSTRAINT_SET, NET_PHYSICAL_TYPE, NET_SPACING_TYPE, DIFFERENTIAL_PAIR. Lists various net names like FBACLK0, FBACLK0 L, FBACLK1, FBACLK1 L, FBACLK0 L, FBACLK0 L, FBACLK1 L, FBACLK1 L.

FB Series Termination
SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.
DRAWING NUMBER: D 051-6790
SCALE: NONE
SHEET: 88 OF 154
REV: E




GROUND VIAS FOR SIGNAL LAYER TRANSITIONS



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_350MHZ_HYN





GPU GDDR SDRAM A
 SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. 


SIZE	D	DRAWING NUMBER	051-6790	REV.	E
SCALE	NONE	SHT	89	OF	154

ATI STRAPS

APPLE GPIOS



MEMORY STRAPS




GPIO<7> - MEMORY DIE REVISION
 0 - ORIGINAL DIE REVISION
 1 - NEW (FUTURE) DIE REV
 GPIO<10> - MEMORY VENDOR
 0 - SAMSUNG
 1 - HYNIX
 GPIO<14> - MEMORY DENSITY
 0 - 4MX32
 1 - 8MX32
 DVPDATA<3,4> - SPEED
 00 - 325E / 200M
 01 - 400E / 300M
 10 - 500E / 350M
 11 - RESERVED FOR FUTURE USE

GPU Straps
 SYNC_MASTER=FINO-DD SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	92 OF		154

INTERNAL LCD




PLACE R9600-R9604, C9600 AS CLOSE TO GPU AS POSSIBLE


PLACE FILTER CLOSE TO TMSD CONNECTOR




INTERNAL TMSD CONNECTOR






INDUCTORS SHOULD BE 47 NH ANY -8PF CAP SHOULD DO



INVERTER INTERFACE



EXTERNAL VGA CONNECTOR



TMSD/Inverter/ExtVGA

SYNC_MASTER=M23-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHEET		OF
NONE	96		154

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

SIG_NAME	MAKE_BASE	DIFFERENTIAL_PAIR	EC_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE
HT NB TO MB CLK N<0>	HT NB TO SB CLK N<0>	TRUE	HT NB TO SB CLK	HT NB TO SB PP	HT CAD
HT NB TO MB CAD N<0>	HT NB TO SB CAD N<0>	TRUE	HT NB TO SB CAD0	HT NB TO SB PP	HT CAD
HT NB TO MB CAD N<1>	HT NB TO SB CAD N<1>	TRUE	HT NB TO SB CAD1	HT NB TO SB	HT CAD
HT NB TO MB CAD N<2>	HT NB TO SB CAD N<2>	TRUE	HT NB TO SB CAD2	HT NB TO SB	HT CAD
HT NB TO MB CAD N<3>	HT NB TO SB CAD N<3>	TRUE	HT NB TO SB CAD3	HT NB TO SB	HT CAD
HT NB TO MB CAD N<4>	HT NB TO SB CAD N<4>	TRUE	HT NB TO SB CAD4	HT NB TO SB	HT CAD
HT NB TO MB CAD N<5>	HT NB TO SB CAD N<5>	TRUE	HT NB TO SB CAD5	HT NB TO SB	HT CAD
HT NB TO MB CAD N<6>	HT NB TO SB CAD N<6>	TRUE	HT NB TO SB CAD6	HT NB TO SB	HT CAD
HT NB TO MB CAD N<7>	HT NB TO SB CAD N<7>	TRUE	HT NB TO SB CAD7	HT NB TO SB	HT CAD
HT NB TO MB CTL N<0>	HT NB TO SB CTL N<0>	TRUE	HT NB TO SB CTL0	HT NB TO SB	HT CAD
HT MB TO NB CLK N<0>	HT SB TO NB CLK N<0>	TRUE	HT SB TO NB CLK	HT SB TO NB PP	HT CAD
HT MB TO NB CAD N<0>	HT SB TO NB CAD N<0>	TRUE	HT SB TO NB CAD0	HT SB TO NB PP	HT CAD
HT MB TO NB CAD N<1>	HT SB TO NB CAD N<1>	TRUE	HT SB TO NB CAD1	HT SB TO NB	HT CAD
HT MB TO NB CAD N<2>	HT SB TO NB CAD N<2>	TRUE	HT SB TO NB CAD2	HT SB TO NB	HT CAD
HT MB TO NB CAD N<3>	HT SB TO NB CAD N<3>	TRUE	HT SB TO NB CAD3	HT SB TO NB	HT CAD
HT MB TO NB CAD N<4>	HT SB TO NB CAD N<4>	TRUE	HT SB TO NB CAD4	HT SB TO NB	HT CAD
HT MB TO NB CAD N<5>	HT SB TO NB CAD N<5>	TRUE	HT SB TO NB CAD5	HT SB TO NB	HT CAD
HT MB TO NB CAD N<6>	HT SB TO NB CAD N<6>	TRUE	HT SB TO NB CAD6	HT SB TO NB	HT CAD
HT MB TO NB CAD N<7>	HT SB TO NB CAD N<7>	TRUE	HT SB TO NB CAD7	HT SB TO NB	HT CAD
HT MB TO NB CTL N<0>	HT SB TO NB CTL N<0>	TRUE	HT SB TO NB CTL0	HT SB TO NB	HT CAD
NC HT MB TO NB CAD P<8..15>		TRUE			
NC HT MB TO NB CAD N<8..15>		TRUE			
TP HT MB TO NB CLK N<1>		TRUE			
TP HT MB TO NB CLK P<1>		TRUE			
NC HT NB TO MB CAD P<8..15>		TRUE			
NC HT NB TO MB CAD N<8..15>		TRUE			
NC HT NB TO MB CLK N<1>		TRUE			
NC HT NB TO MB CLK P<1>		TRUE			
HT NB REFCLK P<0>			HT NB REFCLK0	HT NB REFCLK	HT CLK
HT NB REFCLK N<0>			HT NB REFCLK0	HT CLK	HT CLK
HT NB P<0>			HT NBO	HT CLK	HT CLK
HT NB N<0>			HT NBO	HT CLK	HT CLK
HT NB REFCLK PF<0>			HT NB REFCLK F0	HT CLK	HT CLK
HT NB REFCLK NF<0>			HT NB REFCLK F0	HT CLK	HT CLK

SIG_NAME	MIN_LINE_WIDTH	MIN_NECK_WIDTH	VOLTAGE
PWR_HT_AVDD	0.4MM	0.2MM	2.5
PWR_HT_AVDD2	0.4MM	0.2MM	2.5
KOD_L15_GND	0.4MM	0.2MM	0
HT_NB_G	KEEP DIFF CLOCK FROM BEING A SINGLE XNET		0

HT ALIASES

FINO-ME 06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT		
NONE	101	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
HT	0.38mm SPACING	
HT	0.38mm SPACING	
HT	2.54mm SPACING	

HT CLK66M_SB_C	103
HT CLK66M_SB	26 103
HT LDTRESET_L	98 103


Page Notes

Power aliases required by this page:
 =PP2V5_PWRON_HT
 =PP1V2_PWRON_HT

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - SB_HT_200M

Stuffs resistor to select 200MHz HT 1/F.



D

C

B

A

D

C

B

A

Shasta HyperTransport

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY




THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		103	154


ALL RESISTOR PACKS ARE 47 OHM 1/16W 5%

R PAKS ARE PIN SWAPPABLE ACROSS ALL SIGNALS (EXCEPT IDSELS)



PLACE CLOSE TO SHASTA

AD<17> IS IDSEL FOR AIRPORT
AD<27> IS IDSEL FOR USB



PCI SERIES TERMINATION

SYNC_MASTER=FINO-MW SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	120	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_AIRPORT	CLOCKS	PCI_CLK33M_AIRPORT 26 121

Page Notes

Power aliases required by this page:
 - _PP3V3_PCI



Signal aliases required by this page:
 - _PCI_CLK33M_AIRPORT (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.

Q85 WIRELESS CONNECTOR



AIRPORT & BLUETOOTH

SYNC_MASTER=FINO-MW SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT OF	121 OF 154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	CLOCKS	=PCI_CLK33M_USB2

Page Notes

Power aliases required by this page:
 - _PPVIO_PCI (to 3.3V or 5V)


Signal aliases required by this page:
 - _PCI_CLK33M_USB2 (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD27 (Slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports Discold.

Q63 APPLICATION OF POWER NET "=PPVIO_PCI_USB2" IS PP3V3_RUN



ALL NETS TO FUNCTIONAL TEST PAGE

USB 2.0 PCI Interface
 SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT OF	122 154


Page Notes

Power aliases required by this page:
 - #PP3V3_PCI

Signal aliases required by this page:
 (NONE)

BCM options provided by this page:
 (NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE_X_ITEM symbol to declare U7500 part number.



BootROM

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	125		154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
	SATA	SATA	SATA_RXD1_C
	SATA	SATA	SATA_RXD1_C
	SATA	SATA	SATA_TXD1
	SATA	SATA	SATA_TXD1
	SATA	SATA	SATA_RXD2_C
	SATA	SATA	SATA_RXD2_C
	SATA	SATA	SATA_TXD2
	SATA	SATA	SATA_TXD2
			UATA_DD<15..8>
			UATA_DD<7>
			UATA_DD<6..0>
			UATA_DA<2..0>
			UATA_CS1_L
			UATA_CS1_L
			UATA_HSTROBE
			UATA_STOP
			UATA_DMACK_L
			UATA_RESET_L
			UATA_DSTROBE
			UATA_DMARQ
			UATA_INTRO
			UATA_DD R<15..8>
			UATA_DD R<7>
			UATA_DD R<6..0>
			UATA_DA R<2..0>
			UATA_CS0_L_R
			UATA_CS1_L_R
			UATA_DMACK_L_R
			UATA_HSTROBE_R
			UATA_STOP_R
			UATA_RESET_L_R

PLACE TERMINATION RESISTORS AT UATA CONNECTOR JC901



Page Notes

Power aliases required by this page:
- _PPIV2_PWRON_DISK

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Net Spacing Type: SATA

Line To Line: 0.38mm
Length Tolerance: 1.27mm
Primary Max Sep: 0.25mm outer
Primary Max Sep: 0.23mm inner
Secondary Max Sep: 2.54mm
Secondary Length: 12.70mm

NOTE: Target differential impedance for SATA data pairs is 100 ohms.

UATA	Signal	Pin	Signal	Pin
UD_IDEDD_0_H	UATA_DD R<0>	H76	UATA_DD R<0>	H76
UD_IDEDD_1_H	UATA_DD R<1>	H77	UATA_DD R<1>	H77
UD_IDEDD_2_H	UATA_DD R<2>	H78	UATA_DD R<2>	H78
UD_IDEDD_3_H	UATA_DD R<3>	E2	UATA_DD R<3>	E2
UD_IDEDD_4_H	UATA_DD R<4>	C1	UATA_DD R<4>	C1
UD_IDEDD_5_H	UATA_DD R<5>	C2	UATA_DD R<5>	C2
UD_IDEDD_6_H	UATA_DD R<6>	E3	UATA_DD R<6>	E3
UD_IDEDD_7_H	UATA_DD R<7>	O6	UATA_DD R<7>	O6
UD_IDEDD_8_H	UATA_DD R<8>	O5	UATA_DD R<8>	O5
UD_IDEDD_9_H	UATA_DD R<9>	D4	UATA_DD R<9>	D4
UD_IDEDD_10_H	UATA_DD R<10>	O7	UATA_DD R<10>	O7
UD_IDEDD_11_H	UATA_DD R<11>	F6	UATA_DD R<11>	F6
UD_IDEDD_12_H	UATA_DD R<12>	C3	UATA_DD R<12>	C3
UD_IDEDD_13_H	UATA_DD R<13>	F5	UATA_DD R<13>	F5
UD_IDEDD_14_H	UATA_DD R<14>	E5	UATA_DD R<14>	E5
UD_IDEDD_15_H	UATA_DD R<15>	O5	UATA_DD R<15>	O5
UD_IDEDA0_H	UATA_DA R<0>	E6	UATA_DA R<0>	E6
UD_IDEDA1_H	UATA_DA R<1>	C4	UATA_DA R<1>	C4
UD_IDEDA2_H	UATA_DA R<2>	D6	UATA_DA R<2>	D6
UD_IDECS1FX_L	UATA_CS0 L R	H3	UATA_CS0 L R	H3
UD_IDECS3FX_L	UATA_CS1 L R	H4	UATA_CS1 L R	H4
UD_IDEDMACK_L	UATA_DMACK L R	H8	UATA_DMACK L R	H8
UD_IDEDR_L	UATA_HSTROBE R	H4	UATA_HSTROBE R	H4
UD_IDEWR_L	UATA_STOP R	D3	UATA_STOP R	D3
UD_IDERST_L	UATA_RESET L R	H7	UATA_RESET L R	H7
RXDIP1	SATA_TXD P1	AA16	SATA_TXD P1	AA16
RXDN1	SATA_TXD N1	AA16	SATA_TXD N1	AA16
RXDIP2	SATA_TXD P2	Y15	SATA_TXD P2	Y15
RXDN2	SATA_TXD N2	Y14	SATA_TXD N2	Y14

Shasta Disk

SYNC_MASTER=M23-DC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHEET OF		
NONE	127 OF 154		

SATA CONNECTOR




SATA PORT1 IS NOT USED IN M23/M33:NO TEST

- 127 SATA TXD P2 == NC_SATA_TXD_P2 6 MAKE_BASE=TRUE
- 127 SATA TXD N2 == NC_SATA_TXD_N2 6 MAKE_BASE=TRUE
- 127 SATA RXD N2 C == NC_SATA_RXD_N2_C 6 MAKE_BASE=TRUE
- 127 SATA RXD P2 C == NC_SATA_RXD_P2_C 6 MAKE_BASE=TRUE



4-12-05
ADD THESE GROUND VIAS NEAR EACH LAYER JUMP FOR THE SATA DIFF PAIRS. ONE GND VIA PER SIGNAL VIA, AND PLACE GND VIA NO CLOSER THAN 0.152MM TO SIGNAL VIA.

PATA CONNECTOR



PLACE CC909/CC910 CLOSE TO JC901 FOR PP5V_PATA. APPLY A WIDE TRACE SHAPE FROM JC901 TO CC909/CC910. MIN NECK & MIN LINE WIDTH ARE CONTROLLED BY PP5V_RUN 1MM / 0.6MM.

"UATA ACTIVE"

	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NO_TEST
129 127 UATA DD<15> .8>	UATA_DD	UATA_NETPH	UATA_NETSPA		
129 127 UATA DD<7>	UATA_DD7	UATA_NETPH	UATA_NETSPA		
129 127 UATA DD<6> .0>	UATA_DD	UATA_NETPH	UATA_NETSPA		
129 127 UATA DA<2> .0>	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA CS0 L	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA CS1 L	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA HSTROBE	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA STOP	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA DMACK L	UATA_HOST_R	UATA_NETPH	UATA_NETSPA		
129 127 UATA RESET L	UATA_RESET_L	UATA_NETPH	UATA_NETSPA		
129 127 UATA DSTROBE R	UATA_DEV_R_C	UATA_NETPH	UATA_NETSPA		
129 127 UATA DMARQ R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		
129 127 UATA INTRO R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		
129 127 UATA DD R<15> .8>	UATA_NETPH	UATA_NETSPA			
129 127 UATA DD R<7>	UATA_NETPH	UATA_NETSPA			
129 127 UATA DD R<6> .0>	UATA_NETPH	UATA_NETSPA			
129 127 UATA DA R<2> .0>	UATA_NETPH	UATA_NETSPA			
129 127 UATA CS0 L R	UATA_NETPH	UATA_NETSPA			
129 127 UATA CS1 L R	UATA_NETPH	UATA_NETSPA			
129 127 UATA HSTROBE R	UATA_NETPH	UATA_NETSPA			
129 127 UATA STOP R	UATA_NETPH	UATA_NETSPA			
129 127 UATA DMACK L R	UATA_NETPH	UATA_NETSPA			
129 127 UATA RESET L R	UATA_NETPH	UATA_NETSPA			
129 127 UATA DSTROBE	UATA_NETPH	UATA_NETSPA			
129 127 UATA DMARQ	UATA_NETPH	UATA_NETSPA			
129 127 UATA INTRO	UATA_NETPH	UATA_NETSPA			
129 127 SATA_TXD_P1	SATA_TXD1	SATA	SATA		TRUE
129 127 SATA_TXD_N1	SATA_TXD1	SATA	SATA	TX1C	TRUE
129 127 SATA_TXD_P1_C	SATA_TXD1	SATA	SATA	TX1C	TRUE
129 127 SATA_TXD_N1_C	SATA_TXD1	SATA	SATA	TX1C	TRUE
129 127 SATA_RXD_N1_C	SATA_RXD1	SATA	SATA		TRUE
129 127 SATA_RXD_P1_C	SATA_RXD1	SATA	SATA		TRUE
129 127 SATA_RXD_N1	SATA_RXD1	SATA	SATA	RX1C	TRUE
129 127 SATA_RXD_P1	SATA_RXD1	SATA	SATA	RX1C	TRUE

UATA FROM RPAKS TO JC901

UATA FROM SHASTA U2300 TO RPAKS

4-11-05: BOARD FILE HAS PHYSICAL/SPACING NAME ASSIGNMENT ALREADY FOR SATA DIFF PAIRS (CAP TO SHASTA). BUT NOT FOR THE SATA CAP TO CONNECTOR ROUTES, WHICH THE ABOVE ARE ADDED FOR THIS PURPOSE.
UATA TRACE IMPEDANCE ROUTE TO 50 OHMS

4-8-05
NOTES FOR SHARED PAGE 127
FOR M23/M33 CREATE A WIDE SHAPE FOR PP1V2_SATA_VDD AND THEN NECK DOWN TO THE DEFAULT VALUE WHEN NECESSARY. THE WIDTH/NECK PROPERTIES ON PAGE 127 ARE SET BY Q63 FOR SCHEMATIC SHARING.

LC700 CHANGED TO 155S0240 (600 OHM,0.2 OHM DCR,1A)
PREVIOUS ONE WAS 155S0031 (600 OHM,0.6 OHM DCR,0.2A)
PER TOKIN AMERICA PN: N2012Z601.

4-11-05.
PP1V2_ALL REG. IS SET TO BE 1.22V TO 1.23V AS NOTED ON THE 1.2 REG PAGE 13. THIS WILL HELP MITIGATE THE LOSS ACROSS THE Q1306 FET SI3326DV.

4-12-05.
UPDATED AC COUPLING CAPS FOR SATA JC900.
ADDED DECOUPLING CAPS FOR JC901 PP5V_PATA NET.

Disk Connectors

SYNC_MASTER=M23-DC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I I NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-6790 REV: E

SCALE: NONE SHEET: 129 OF 154

8

7

6

5

4

3

2

1

D

D

PLACE THESE SERIES TERM CLOSE TO DRIVER: SB/SHASTA

SHASTA₈ -> VESTA

131	9	ENET_TXD_R<0>	159	MAKE_BASE=TRUE	ENET_TXD<0>	9	131	132
131	9	ENET_TXD_R<1>	160	MAKE_BASE=TRUE	ENET_TXD<1>	9	131	132
131	9	ENET_TXD_R<2>	161	MAKE_BASE=TRUE	ENET_TXD<2>	9	131	132
131	9	ENET_TXD_R<3>	162	MAKE_BASE=TRUE	ENET_TXD<3>	9	131	132
131	9	ENET_TXD_R<4>	163	MAKE_BASE=TRUE	ENET_TXD<4>	9	131	132
131	9	ENET_TXD_R<5>	164	MAKE_BASE=TRUE	ENET_TXD<5>	9	131	132
131	9	ENET_TXD_R<6>	165	MAKE_BASE=TRUE	ENET_TXD<6>	9	131	132
131	9	ENET_TXD_R<7>	---	MAKE_BASE=TRUE	ENET_TXD<7>	9	131	132
131	9	ENET_TX_EN_R	166	---	ENET_TX_EN	9	131	132
131	9	ENET_TX_ER_R	---	MAKE_BASE=TRUE	ENET_TX_ER	9	131	132
131	9	ENET_CLK125M_GTX_R	168	---	ENET_CLK125M_GTX	131	132	
131	9	ENET_MDIO_R	169	---	ENET_MDIO	131	132	

PLACE THESE SERIES TERM CLOSE TO DRIVER: VESTA

VESTA -> SHASTA

132	131	ENET_CLK125M_GBE_REF_R	184	MAKE_BASE=TRUE	ENET_CLK125M_GBE_REF	131		
132	131	ENET_CLK25M_TX_R	170	MAKE_BASE=TRUE	ENET_CLK25M_TX	131		
132	131	ENET_CLK125M_RX_R	171	MAKE_BASE=TRUE	ENET_CLK125M_RX	131		
132	131	ENET_RXD_R<0>	172	MAKE_BASE=TRUE	ENET_RXD<0>	9	131	
132	131	ENET_RXD_R<1>	173	MAKE_BASE=TRUE	ENET_RXD<1>	9	131	
132	131	ENET_RXD_R<2>	174	MAKE_BASE=TRUE	ENET_RXD<2>	9	131	
132	131	ENET_RXD_R<3>	175	MAKE_BASE=TRUE	ENET_RXD<3>	9	131	
132	131	ENET_RXD_R<4>	176	MAKE_BASE=TRUE	ENET_RXD<4>	9	131	
132	131	ENET_RXD_R<5>	177	MAKE_BASE=TRUE	ENET_RXD<5>	9	131	
132	131	ENET_RXD_R<6>	178	MAKE_BASE=TRUE	ENET_RXD<6>	9	131	
132	131	ENET_RXD_R<7>	---	MAKE_BASE=TRUE	ENET_RXD<7>	9	131	
132	131	ENET_RX_DV_R	180	MAKE_BASE=TRUE	ENET_RX_DV	131		
132	131	ENET_RX_ER_R	---	MAKE_BASE=TRUE	ENET_RX_ER	131		
132	131	ENET_COL_R	182	MAKE_BASE=TRUE	ENET_COL	131		
132	131	ENET_CR_S_R	---	MAKE_BASE=TRUE	ENET_CR_S	131		

Preliminary

C

C

B

B

A

A

8

7

6

5

4

3

2

1

ENET SERIES TERM

SYNC_MASTER=FINO-DC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	130	154	



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
ENET	0.38mm SPACING	ENET_CLK25M_TX 130 131
ENET	0.38mm SPACING	ENET_CLK125M_RX 130 131
ENET	0.38mm SPACING	ENET_CLK125M_GBR_REF 130 131
ENET	0.38mm SPACING	ENET_CLK125M_GTX 130 132
ENET	0.38mm SPACING	ENET_CLK125M_GTX_R 130 131
ENET	ENET_FW_2X	ENET_RXD_R<7..0> 9 130 132
ENET	ENET_FW_3X	ENET_RX_DV_R 130 132
ENET	ENET_FW_3X	ENET_RX_ER_R 130 132
ENET	ENET_FW_2X	ENET_RXD<7..0> 9 130 131
ENET	ENET_FW_3X	ENET_RX_DV 130 131
ENET	ENET_FW_3X	ENET_RX_ER 130 131
ENET	ENET_FW_2X	ENET_TXD_R<7..0> 9 130 131
ENET	ENET_FW_3X	ENET_TX_EN_R 9 130 131
ENET	ENET_FW_3X	ENET_TX_ER_R 9 130 131
ENET	ENET_FW_2X	ENET_TXD<7..0> 9 130 132
ENET	ENET_FW_3X	ENET_TX_EN 9 130 132
ENET	ENET_FW_3X	ENET_TX_ER 9 130 132
ENET	ENET_FW_3X	ENET_CR_S_R 130 132
ENET	ENET_FW_3X	ENET_COL_R 130 132
ENET	ENET_FW_3X	ENET_CR_S 130 131
ENET	ENET_FW_3X	ENET_COL 130 131
ENET	ENET_FW_3X	ENET_MDC 131 132
ENET	ENET_FW_3X	ENET_MDIO_R 130 131
ENET	ENET_FW_3X	R8405_1 131
ENET	ENET_FW_3X	R8405_2 131
ENET	ENET_FW_3X	R8407_2 131

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES, 0-OHM, 402, 5%	RD103		ENET_MDIO_DELAY_0 *
116S0004	3	RES, 0-OHM, 402, 5%	RD104, RD105, RD106		ENET_MDIO_DELAY_2NS
116S0004	3	RES, 0-OHM, 402, 5%	RD104, RD108, RD106		ENET_MDIO_DELAY_4NS
116S0030	1	RES, 33-OHM, 402, 5%	RD107		ENET_MDIO_DELAY_4NS

Shasta Ethernet

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		131	154

8

7

6

5

4

3

2

1

EXTRA CONSTRAINTS TO SUPPLEMENT THE THE MISSING NET PHYSICAL FROM EARLIER PAGE

NET	NET PHYSICAL TYPE	VALUE	QTY
ENET	ENET MDI P<0>	132 136	
ENET	ENET MDI N<0>	132 136	
ENET	ENET MDI P<1>	132 136	
ENET	ENET MDI N<1>	132 136	
ENET	ENET MDI P<2>	132 136	
ENET	ENET MDI N<2>	132 136	
ENET	ENET MDI P<3>	132 136	
ENET	ENET MDI N<3>	132 136	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0253	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	17_INCH_LCD
514-0254	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	20_INCH_LCD

PUT DEVELOPMENT LEDES ON TOP SIDE OF BOARD

D

D

C


C

B


B

A

A



SPARE GND VIAS FOR LAYER TRAVERSALS DURING ROUTING



ETHERNET CONNECTOR
 SYNC_MASTER=FINO-DC SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	136 OF 154		

8

7

6

5

4

3

2

1


ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
FW	ENET_FW_2X	FW_DATA<7..0>
FW	ENET_FW_3X	FW_CTL_S<1..0>
FW	ENET_FW_3X	FW_CTL<1..0>
FW	ENET_FW_2X	FW_DATA_R<7..0>
FW	ENET_FW_3X	FW_CTL_R<1..0>
FW	ENET_FW_3X	FW_LPS
FW	ENET_FW_3X	FW_LREQ
FW	ENET_FW_3X	FW_PINT
FW	0.38mm SPACING	FW_CLK98M_LCLK
FW	0.38mm SPACING	FW_CLK98M_PCLK
FW	0.38mm SPACING	FW_CLK98M_LCLK_R

Page Notes

Power aliases required by this page:
 - _PP2V5_PWRON_SB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Preliminary

Shasta FireWire

SYNC_MASTER=Q63 SYNC_DATE=08/01/2005









NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	138	154	

NET_TYPE		
SPACING	PHYSICAL	DIFFERENTIAL_PAIR
FW	FW	FW_TPA0_FL
FW	FW	FW_TPA0_FL
FW	FW	FW_TPA0_FL
FW	FW	FW_TPA0_FL
FW	FW	FW_TPA1_FL
FW	FW	FW_TPA1_FL
FW	FW	FW_TPA1_FL
FW	FW	FW_TPA1_FL
FW	FW	FW_TPB0_FL
FW	FW	FW_TPB0_FL
FW	FW	FW_TPB0_FL
FW	FW	FW_TPB0_FL
FW	FW	FW_TPB1_FL
FW	FW	FW_TPB1_FL
FW	FW	FW_TPB1_FL
FW	FW	FW_TPB1_FL



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0248	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	17_INCH_LCD
514-0248	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	17_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	20_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	20_INCH_LCD

FIREWIRE CONNECTORS

SYNC_MASTER=FINO-DC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE SHEET: 140 OF 154

SIZE: D DRAWING NUMBER: 051-6790 REV: E

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
	USB2	USB2_S	USB2_0
	USB2	USB2_S	USB2_1
	USB2	USB2_S	USB2_2
	USB2	USB2_S	USB2_3
	USB2	USB2_S	USB2_4
	0.38mm SPACING		NEC_CLK30M_XT1
	0.38mm SPACING		NEC_CLK30M_XT2
	0.38mm SPACING		NEC_CLK30M_XT2_R

USB2_P<0>	142 143
USB2_N<0>	142 143
USB2_P<1>	142 143
USB2_N<1>	142 143
USB2_P<2>	142 143
USB2_N<2>	142 143
USB2_P<3>	142 143
USB2_N<3>	142 143
USB2_P<4>	142 143
USB2_N<4>	142 143

Q63 USB PORT ALLOCATION
 REAR USB (PORT #0)
 FRONT PANEL USB (PORT #1)
 REAR USB (PORT #2)
 REAR USB (PORT #3)

Page Notes

Power aliases required by this page:
 - =PP3V3_PWRON_USB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)


Net Spacing Type: USB2

Line To Line: 0.50mm
 Length Tolerance: 1.27mm
 Primary Max Sep: 0.19mm
 Secondary Max Sep: 2.54mm
 Secondary Length: 12.70mm

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

U2300 SHASTA V1.1 BGA-LF (8 OF 8)

NC0	P7	TP_SB<0>	6
NC1	P8	TP_SB<1>	6
NC2	P3	TP_SB<2>	6
NC3	P4	TP_SB<3>	6
NC4	P5	TP_SB<4>	6
NC5	P6	TP_SB<5>	6
NC6	P7	TP_SB<6>	6
NC7	P8	TP_SB<7>	6
NC8	T1	TP_SB<8>	6
NC9	T2	TP_SB<9>	6
NC10	T3	TP_SB<10>	6
NC11	T4	TP_SB<11>	6
NC12	T5	TP_SB<12>	6
NC13	T6	TP_SB<13>	6
NC14	T7	TP_SB<14>	6
NC15	T8	TP_SB<15>	6
NC16	U1	TP_SB<16>	6
NC17	U2	TP_SB<17>	6
NC18	U3	TP_SB<18>	6
NC19	U4	TP_SB<19>	6
NC20	U5	TP_SB<20>	6
NC21	U6	TP_SB<21>	6
NC22	V1	TP_SB<22>	6
NC23	V2	TP_SB<23>	6
NC24	V3	TP_SB<24>	6
NC25	V4	TP_SB<25>	6
NC26	W1	TP_SB<26>	6
NC27	W3	TP_SB<27>	6
NC28	Y1	TP_SB<28>	6
NC29	Y3	TP_SB<29>	6



APPLE COMPUTER INC.

USB Host Interfaces
 SYNC_MASTER=FINO-PC SYNC_DATE=07/05/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SHEET	OF	REV.
NONE	142	154	E

Page Notes

Power aliases required by this page:

- PP5V_PWRON_USB
- PP5V_PWRON_UDASH
- PP3V3_PWRON_UDASH
- PP3V3_PWRON_BT

Signal aliases required by this page:
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the USB pairs to their appropriate destinations and/or to properly terminate unused signals.


BOM options provided by this page:
(NONE)

NOTE: USB pairs are NOT constrained on this page. It is assumed that the USB Host Controller page will provide the appropriate constraints to apply to entire USB D+/D- XNets.

neoBorg Implementation

NOTE: This design does not provide power control on USB ports 2-4. Rename USB controller outputs to indicate single-pin connections.

- 142 USB2_PWREN<0> == TP_USB2_PWREN<0> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<1> == TP_USB2_PWREN<1> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<2> == TP_USB2_PWREN<2> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<3> == TP_USB2_PWREN<3> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<4> == TP_USB2_PWREN<4> 6 MAKE_BASE=TRUE




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0294	3	USB RECEPTACLE,4P,UB1123-M23B-4F	JE310,JE320,JE330	CRITICAL	17_INCH_LCD
514-0295	3	USB RECEPTACLE,4P,UB1123-M33B-4F	JE310,JE320,JE330	CRITICAL	20_INCH_LCD


ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE
PROVIDED	USB2	USB2_PORT1_P	USB2_USB2_PORT1_P_F 143
BY	USB2	USB2_PORT1_F	USB2_USB2_PORT1_N_F 144
USB CONTROLLER	USB2	USB2_PORT2_P	USB2_USB2_PORT2_P_F 143
	USB2	USB2_PORT2_F	USB2_USB2_PORT2_N_F 143
	USB2	USB2_PORT3_P	USB2_USB2_PORT3_P_F 143
	USB2	USB2_PORT3_F	USB2_USB2_PORT3_N_F 143
	USB2	USB2_HUB_P	USB2_USB2_HUB_P_L<2> 143
	USB2	USB2_HUB_F	USB2_USB2_HUB_N_L<2> 143
	USB2	USB2_BNDI_F	USB2_USB2_P_L<3> 143
	USB2	USB2_BNDI_F	USB2_USB2_N_L<3> 143
	USB2	USB2_0_IC	USB2_USB_NEC_P<0> 142
	USB2	USB2_0_IC	USB2_USB_NEC_N<0> 142
	USB2	USB2_1_IC	USB2_USB_NEC_P<1> 142
	USB2	USB2_1_IC	USB2_USB_NEC_N<1> 142
	USB2	USB2_2_IC	USB2_USB_NEC_P<2> 142
	USB2	USB2_2_IC	USB2_USB_NEC_N<2> 142
	USB2	USB2_3_IC	USB2_USB_NEC_P<3> 142
	USB2	USB2_3_IC	USB2_USB_NEC_N<3> 142
	USB2	USB2_4_IC	USB2_USB_NEC_P<4> 142
	USB2	USB2_4_IC	USB2_USB_NEC_N<4> 142

DUE TO THESE NETS ARE ON A Q63 SHARED PAGE 124, THESE PROPERTIES FOR M23/M33 WERE PLACED ON THIS PAGE.

External USB Ports



FHB CONNECTOR



4-14-05
PLACE CE343, CE344 & LE340
NEAR JE350 PIN 14 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.

USB Device Interfaces

SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6790	E
SCALE	SHEET	OF
NONE	143	154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0257	1	USX2006-NU-01 CUSTOM MASK	UE400	CRITICAL	CARD_READER



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
MIN	USB2	USB2	USB2_HUB_1
MIN	USB2	USB2	USB2_HUB_1
MIN	USB2	USB2	USB2_HUB_2
MIN	USB2	USB2	USB2_HUB_2
MIN	USB2	USB2	USB2_HUB_3
MIN	USB2	USB2	USB2_HUB_3
MIN	0.38MM SPACING		XTAL_IN_CARD_READER
MIN	0.38MM SPACING		XTAL_OUT_CARD_READER
MIN	0.38MM SPACING		XTAL_IN_USB_HUB
MIN	0.38MM SPACING		XTAL_OUT_USB_HUB
MIN	0.38MM SPACING		XTAL_OUT_USB_HUB_R

Signal	Pin	Signal	Pin
CF_D0	32	CF_D<0>	145
CF_D1	33	CF_D<1>	145
CF_D2	34	CF_D<2>	145
CF_D3	35	CF_D<3>	145
CF_D4	36	CF_D<4>	145
CF_D5	37	CF_D<5>	145
CF_D6	38	CF_D<6>	145
CF_D7	39	CF_D<7>	145
CF_D8	40	CF_D<8>	145
CF_D9	41	CF_D<9>	145
CF_D10	45	CF_D<10>	145
CF_D11	46	CF_D<11>	145
CF_D12	48	CF_D<12>	145
CF_D13	50	CF_D<13>	145
CF_D14	51	CF_D<14>	145
CF_D15	52	CF_D<15>	145
CF_NCS0	60	CF_CS L<0>	145
CF_NCS1	61	CF_CS L<1>	145
CF_SA0	62	CF_SA<0>	145
CF_SA1	63	CF_SA<1>	145
CF_SA2	64	CF_SA<2>	145
CF_NIOR*	57	CF_IOR L	145
CF_NIOW*	58	CF_IOW L	145
CF_IRQ*	55	CF_IRQ	145
CF_NRESET*	59	CF_RESET L	145
CF_IORDY*	56	CF_IORDY	145
CF_NCD1*	53	CF_CD L<1>	145
CF_NCD2*	54	CF_CD L<2>	145
SM_D0	65		
SM_D1	66		
SM_D2	67		
SM_D3	68		
SM_D4	69		
SM_D5	70		
SM_D6	71		
SM_D7	72		
SM_CLE	75		
SM_NRE*	81		
SM_NWE*	82		
SM_NWP*	74		
SM_NBR/R*	87		
SM_NCE*	83		
SM_NCD*	78		
SM_ALE	73		
SM_NWPS*	76		
MS_D0/MS_SDIO	19		
MS_D1	20		
MS_D2	21		
MS_D3	22		
MS_BS	24		
MS_SCLK	23		
MS_INS	18		
SD_DAT0	26	SD_D<0>	145
SD_DAT1	27	SD_D<1>	145
SD_DAT2	28	SD_D<2>	145
SD_DAT3	29	SD_D<3>	145
SD_CLK	31	SD_CLK R	145
SD_NWP*	25	SD_WP L	145
SD_CMD	30	SD_CMD	145

Flash Media Ctrl

SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	144	154
NONE			

IF USING THE CARD READER, MUST CHANGE THESE BOM OPTIONS TO:

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
51280010	1	CONN, MEDIA CARD M23	JE500	CRITICAL	CARD_READER 17_INCH_LCD
51280012	1	CONN, MEDIA CARD M33	JE500	CRITICAL	CARD_READER 20_INCH_LCD



WRITE PROTECT AND CARD DETECT SWITCHES

CARD STATUS	WRITE PROTECT	WRITE ENABLE	CARD DETECT
NOT INSERTED	OPEN	OPEN	OPEN
FULLY INSERTED	OPEN	CLOSE	CLOSE

PROPRIETARY

Flash Connector

SYNC_MASTER=FINO-PC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	REV.	
NONE	145	154	



AUDIO CODEC
APPLE P/N 353S0933

AUDIO: CODEC

SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	147 OF 154		

LINE IN PSEUDO-DIFFERENTIAL AMP

AV= 0.49




AUDIO: LINE INPUT AMP

SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6790	E
SCALE		SHT	OF
NONE		148	154

LINE OUT LOW-PASS FILTER


FC = 37 KHZ, HO = -1.4



LINE OUT
GROUND NOISE
CANCELLATION

LINE OUT AMP

APPLE P/N 353S0687




AUDIO: LINE OUT AMP

SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT OF	150 154




SPEAKER AMP
APPLE P/N 353S0680

GAIN SETTINGS: +19DB
MODULATION SETTING: LOW EMI
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS



AUDIO: SPEAKER AMP
SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		152	154






UNUSED GPIO TERMINATIONS

4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP
APPLE P/N 353S0733



AUDIO GROUND RETURNS



AUDIO: POWER SUPPLIES

SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT OF	154 OF 154