

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD
C	0000813234	PRODUCTION RELEASED	DATE
			2009-11-01

# K84 MLB SCHEMATIC

## PROD OK2FAB 11/01/2009

Page	Contents	Sync
1	Table of Contents	K24_MLB 01/19/2009
2	System Block Diagram	K24_MLB 01/19/2009
3	Power Block Diagram	K24_MLB 01/19/2009
4	BOM Configuration	K24_MLB 01/19/2009
5	Revision History	K24_MLB 01/19/2009
6	Revision History	K24_MLB 01/19/2009
7	FUNC TEST	K24_MLB 02/04/2009
8	Power Aliases	K24_MLB 02/04/2009
9	SIGNAL ALIAS	K24_MLB 02/04/2009
10	CPU FSB	K24_MLB 04/06/2009
11	CPU Power & Ground	K24_MLB 04/06/2009
12	CPU Decoupling	K24_MLB 03/30/2009
13	eXtended Debug Port(MiniXDP)	K24_MLB 02/25/2009
14	MCP CPU Interface	K24_MLB 04/06/2009
15	MCP Memory Interface	K24_MLB 04/06/2009
16	MCP Memory Misc	K24_MLB 04/06/2009
17	MCP PCIe Interfaces	K24_MLB 04/06/2009
18	MCP Ethernet & Graphics	K24_MLB 04/06/2009
19	MCP PCI & LPC	K24_MLB 04/06/2009
20	MCP SATA & USB	K24_MLB 04/06/2009
21	MCP HDA & MISC	K24_MLB 03/24/2009
22	MCP Power & Ground	K24_MLB 04/06/2009
23	MCP Standard Decoupling	K24_MLB 04/06/2009
24	MCP Graphics Support	K24_MLB 04/06/2009
25	SB Misc	K24_MLB 02/15/2009
26	FSB/DDR3 Vref Margining	K24_MLB 04/06/2009
27	DDR3 SO-DIMM Connector A	K24_MLB 02/05/2009
28	DDR3 SO-DIMM Connector B	K24_MLB 02/05/2009
29	DDR3 Support	K24_MLB 04/06/2009
30	X16 WIRELESS CONNECTOR	K24_MLB 01/27/2009
31	Ethernet PHY (RTL8211CL)	K24_MLB 04/06/2009
32	Ethernet & AirPort Support	K24_MLB 04/06/2009
33	ETHERNET CONNECTOR	K24_MLB 04/06/2009
34	SATA Connectors	K24_MLB 01/19/2009
35	External USB Connectors	K24_MLB 02/05/2009


Page	Contents	Sync
36	SMC	K24_MLB 04/02/2009
37	SMC Support	K24_MLB 02/04/2009
38	LPC+SPI Debug Connector	K24_MLB 02/15/2009
39	K84 SMBUS CONNECTIONS	K24_MLB 01/19/2009
40	VOLTAGE SENSING	K24_MLB 04/06/2009
41	Current Sensing	K24_MLB 01/27/2009
42	Thermal Sensors	K24_MLB 02/04/2009
43	Fan	K24_MLB 04/06/2009
44	WELLSPRING 1	K24_MLB 03/04/2009
45	WELLSPRING 2	K24_MLB 02/25/2009
46	SMS	K24_MLB 03/04/2009
47	DEBUG SENSORS AND ADC	K19_MLB 02/25/2009
48	SPI ROM	K24_MLB 02/15/2009
49	AUDIO: CODEC/REGULATOR	AT000 06/09/2009
50	AUDIO: LINE INPUT FILTER	AT000 06/09/2009
51	AUDIO: HEADPHONE FILTER	AT000 06/09/2009
52	AUDIO: SPEAKER AMP	AT000 06/09/2009
53	AUDIO: JACK	AT000 06/09/2009
54	AUDIO: JACK TRANSLATORS	AT000 06/09/2009
55	DC-In & Battery Connectors	K24_MLB 02/05/2009
56	PBUS Supply/Battery Charger	K24_MLB 02/05/2009
57	5V/3.3V SUPPLY	
58	1.5V/0.75V DDR3 SUPPLY	
59	IMVP6 CPU VCore Regulator	K24_MLB 03/03/2009
60	MCP CORE REGULATOR	K24_MLB 02/15/2009
61	CPU VTT(1.05V) SUPPLY	K24_MLB 02/04/2009
62	MISC POWER SUPPLIES	K24_MLB 03/24/2009
63	POWER SEQUENCING	K24_MLB 02/15/2009
64	POWER FETS	K24_MLB 02/15/2009
65	LVDS CONNECTOR	K24_MLB 02/15/2009
66	DISPLAYPORT SUPPORT	K24_MLB 04/06/2009
67	DisplayPort Connector	K24_MLB 04/06/2009
68	LCD Backlight Driver (MC34845)	VEN081_X191 02/09/2009
69	LCD Backlight Support	K24_MLB 04/06/2009
70	CPU/FSB Constraints	K24_MLB 04/06/2009

Page	Contents	Sync
71	Memory Constraints	K24_MLB 04/06/2009
72	MCP Constraints 1	K24_MLB 03/30/2009
73	MCP Constraints 2	K24_MLB 04/06/2009
74	Ethernet Constraints	K24_MLB 04/06/2009
75	SMC Constraints	K24_MLB 04/06/2009
76	K84 SPECIAL CONSTRAINTS	K24_MLB 01/19/2009
77	K84 RULE DEFINITIONS	K24_MLB 01/19/2009

Schematic / PCB #'s


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7982	1	SCHEM_MLB_K84	SCM	CRITICAL	
820-2567	1	PCBP_MLB_K84	PCB	CRITICAL	

DRAWING TITLE		SCHEM,MLB,K84	
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	1 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	1 OF 77
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
<b>System Block Diagram</b>			
Apple Inc.		DRAWING NUMBER <b>051-7982</b>	SHEET <b>D</b>
		REVISION <b>C.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH  PAGE <b>2 OF 109</b> SHEET

# K84 POWER SYSTEM ARCHITECTURE



Power Block Diagram	
Apple Inc.	DRAWING NUMBER <b>051-7982 D</b>
REVISION <b>C.0.0</b>	
PAGE <b>3 OF 109</b>	
SHEET <b>&lt;CURRENT DESIGN SHEET&gt; OF &lt;TOTAL DESIGN SHEETS&gt;</b>	

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

**BOM Variants**

BOM NUMBER	BOM NAME	BOM OPTIONS
639-0035	PCBA_MLB_FOX_DDR_CONN_K84	K84_COMMON_CPU_2_OGHZ_FOX_DDR_CONN_EEE_B0G
639-0254	PCBA_MLB_MLX_DDR_CONN_K84	K84_COMMON_CPU_2_OGHZ_MLX_DDR_CONN_EEE_A36
085-0748	K84_MLB_DEVELOPMENT_BOM	K84_DEVEL_BOM
639-0554	PCBA_MLB_FOX_DDR_CONN_PVT_K84	K84_COMMON_PVT_CPU_2_OGHZ_FOX_DDR_CONN_EEE_CXR
639-0555	PCBA_MLB_MLX_DDR_CONN_PVT_K84	K84_COMMON_PVT_CPU_2_OGHZ_MLX_DDR_CONN_EEE_CV1
085-1076	K84_MLB_DEVELOPMENT_PVT	K84_DEVEL_PVT

**Bar Code Labels / EEE #'s**

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LABEL_P/N LABEL_PCB_20MM X 6 MM	[EEE:B0G]	CRITICAL	EEE_B0G
826-4393	1	LABEL_P/N LABEL_PCB_20MM X 6 MM	[EEE:A36]	CRITICAL	EEE_A36
826-4393	1	LABEL_P/N LABEL_PCB_20MM X 6 MM	[EEE:CXR]	CRITICAL	EEE_CXR
826-4393	1	LABEL_P/N LABEL_PCB_20MM X 6 MM	[EEE:CV1]	CRITICAL	EEE_CV1

**BOM Groups**

BOM GROUP	BOM OPTIONS
K84_COMMON	COMMON.ALTERNATE,K84_MCP,K84_MISC,K84_DEBUG_PROD,K84_PRODPARTS
K84_COMMON_PVT	COMMON.ALTERNATE,K84_MCP,K84_MISC,K84_DEBUG_PROD,K84_PRODPARTS
K84_MCP	MCP_B03,BOOT_MODE_USER,MCPREQ_SMC
K84_MISC	ONWIRE_FU_DP_ESD,MIKEY_LDO_NO_MEM_SENSE,1P08_HIGH_SIDE_SENSE,MCP_T_DIODE_SENSOR,MCP_SMC_DIGITEMP_YES
K84_PRODPARTS	BOOTROM_PROD_SMC_PROD,WELLSRING_PROD
K84_DEBUG_PROD	DEVEL_BOM_SMC_DEBUG_YES,XDP
K84_DEBUG_PVT	DEVEL_BOM_PVT_SMC_DEBUG_YES,XDP_NO_VREFMIGN
K84_DEBUG_PROD	SMC_DEBUG_YES,XDP,LPCPLUS_NOT_NO_VREFMIGN
K84_DEVEL_PROD	DEBUG_ADC_XDP_CONN,LPCPLUS,VREFMIGN
K84_DEVEL_PVT	XDP_CONN,LPCPLUS

**Module Parts**

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33783769	1	PKG,S09P,2.66,30K,1000,90,90,90A,PT086	U1000	CRITICAL	CPU_2_OGHZ
33880710	1	IC,SMP,MCP79,353398,80A1477,803	U1400	CRITICAL	MCP_B03
51680706	1	CONN,204P,S0039M,SOCKET,08X3,SAM,80A	J3200	CRITICAL	FOX_DDR_CONN
516-0201	1	CONN,204P,S0039M,P+0,80M	J3100	CRITICAL	FOX_DDR_CONN
51680790	1	CONN,204P,S0039M,SOCKET,08X3,SAM,80M/IC	J3200	CRITICAL	MLX_DDR_CONN
516-0213	1	CONN,204P,S0039M,P+0,80M,8P	J3100	CRITICAL	MLX_DDR_CONN
452-1708	4	SCR,N3,830,3308,0.04,NO,3,MLX,807	SCREW1,SCREW2,SCREW3,SCREW4	CRITICAL	
514-0704	1	CONN,RCPT,RJ45,PLASTIC,HP,833/K84	J3900	CRITICAL	
514-0705	2	CONN,RCPT,USB,4P,PLASTIC,HP,833/K84	J4600,J4610	CRITICAL	
514-0706	1	CONN,RCPT,MINI_DP,PLASTIC,HP,833/K84	J9400	CRITICAL	
514-0718	1	CONN,RCPT,S/PDIF,TR,HP,CPL,833/K84	J6700	CRITICAL	
35382718	1	IC,16L88042,4X 9 W0878,2.78/2.88V,T0988	U7870	CRITICAL	
870-1885	4	POSD P2H_MED,NOISE-IMPROVED,K84	Z80900,Z80901,Z80902,Z80903	CRITICAL	
870-1885	3	POSD P2H_MED,NOISE-IMPROVED,K84	Z80908,Z80909,Z80911	CRITICAL	
870-1886	5	POSD P2H_TALL,NOISE-IMPROVED,K84	Z80904,Z80905,Z80906,Z80907,Z80910	CRITICAL	
870-1886	5	POSD P2H_TALL,NOISE-IMPROVED,K84	Z80912,Z80913,Z80914,Z80915,Z80919	CRITICAL	
870-1887	3	POSD P2H_TWIN,NOISE-IMPROVED,K84	Z80917,Z80918,Z80916	CRITICAL	
10480033	4	RES,NP,1/4W,6,800M,51,0805,SMD	R6612,R6617,R6630,R6633	CRITICAL	
51880774	1	CONN,RCPT,5P+4,02X,HP,1.0	J1300	CRITICAL	XDP_CONN

35382718 IS NEW INTERSIL PART FOR FIXING B4 DONGLE ISSUE  
 514-0704 IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0692 PART FOR RJ45 CONNECTOR  
 514-0705 IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0689 PART FOR USB CONNECTORS  
 514-0706 IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0691 PART FOR MINI DP CONNECTOR  
 514-0718 IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0694 PART FOR AUDIO CONNECTOR

**DEVELOPMENT BOM**

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-0748	1	K84_MLB_DEVELOPMENT_BOM	DEVEL	CRITICAL	DEVEL_BOM
085-1076	1	K84_MLB_DEVELOPMENT_PVT	DEVEL_PVT	CRITICAL	DEVEL_BOM_PVT

**Programmable Parts**


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33880563	1	IC,SMP,S09/2117,5339M,TLP,HP	U4900	CRITICAL	SMC_BLANK
34182485	1	IC,SMP,K84	U4900	CRITICAL	SMC_PROD
33580610	1	IC,FLASH,SPI,128MBIT,3.3V,80M,8-SOP	U6100	CRITICAL	BOOTROM_BLANK
34182487	1	IC,FLASH,SPI,128MBIT,3.3V,80M,8-SOP	U6100	CRITICAL	BOOTROM_PROD
33782883	1	IC,PSOC,W/USB,S4,P2H_MLX,CY8C04794	U5701	CRITICAL	WELLSRING_BLANK
34182491	1	IC,WELLSRING_CONTROLLER,K84	U5701	CRITICAL	WELLSRING_PROD

LOCKED BOOTROM APN IS 34182488

**Alternate Parts**

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15280693	15280778		ALL	DATA/VEHAY, WMLAYERS AS ALTERNATE
15280796	15280685		ALL	CY8C04 AS ALTERNATE
15780058	15780055		ALL	DELTA AS ALTERNATE
13880603	13880602		ALL	MURATA AS ALTERNATE
12880093	12880218		ALL	FERRET AS ALTERNATE
15280874	15280516		ALL	WMLAYERS AS ALTERNATE
15280847	15280586		ALL	WMLAYERS AS ALTERNATE
10480018	10480023		ALL	DATA/VEHAY AS ALTERNATE

**K84 BOARD STACK-UP**



SYNC MASTER=K24\_MLB SYNC DATE=01/19/2009

**BOM Configuration**

Apple Inc.

051-7982 D

REVISION C.0.0

BRANCH

4 OF 109 SHEETS

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

Revision History NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

1/19/2009: INITIAL RELEASE 0.0.1 - REPLACED K24 REFERENCE WITH K84 - UPDATED SCHEMATIC AND PCB PART NUMBER INFO

2/5/2009: MAJOR RELEASE 0.1.0 - NO CHANGES SINCE LAST MINOR RELEASE 0.1.0

3/25/2009: RELEASE 7.3.0 (MAJOR) - DELETED PAGE 71 (5V S3 LT POWER SUPPLY) AND THERE IS NO NEED OF A SEPARATE 5V S3/SO SUPPLY

SYNC MASTER=K24\_MLB SYNC DATE=01/19/2009

Revision History table with columns: REV, REV NUMBER, REV DATE, REV BY. Includes Apple logo and 'NOTICE OF PROPRIETARY PROPERTY'.

Revision History NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

4/2/2009: RELEASE 9.3.0 (MAJOR):
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED

4/2/2009: RELEASE 9.4.0 (MAJOR):
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED

4/3/2009: RELEASE 9.5.0 (MAJOR):
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED

4/5/2009: RELEASE 10.1.0 (MAJOR):
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED

4/6/2009 - RELEASE 10.1.1 (MINOR):
\*\*SCHEMATIC AND BOM CLEAN-UP\*\*
- PAGE 4: DELETED CHGR 6258 AND RENAMED 6259 TO CHGR 6259 NO. REPLACED CHGR 6258 WITH CHGR 6259 NO IN MODULE PARTS TABLE

4/23/2009 - RELEASE 12.1.0 (MAJOR):
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED
- PAGE 4: DELETED S250694 ALTERNATE ENTRY FOR 1520138 AS IT IS NOT USED

4/24/2009 - RELEASE 12.2.0 (MAJOR):
\*\*PAGES SYNCED FROM CASEY'S AUDIO MLB SINCE LAST RELEASE 12.1.0\*\*
- REPLACED U7000 WITH APN: 514-0694
- CONNECTED R6860 TO AUD\_IP\_PERIPH\_DET

4/28/2009: RELEASE 12.4.0 (MAJOR):
- PAGE 67: ADDED 0603 FERRITE PLACEHOLDERS APN 15550367 ON RIGHT PIEZO SPEAKER

4/29/2009: RELEASE 12.6.0 (MAJOR & WEEKLY ECO):
- PAGE 67: ADDED 0603 FERRITE PLACEHOLDERS APN 15550367 ON RIGHT PIEZO SPEAKER
- PAGE 97: CHANGED R9710 TO A BIGGER 2525 PACKAGE (LOW DCR) APN 15250585 FOR BETTER EFFICIENCY

5/01/2009: RELEASE 12.8.0 (MAJOR):
- PAGE 4: ADDED U36 BEE NUMBERS FOR NEW BOM CONFIGURATION 639-0254
- PAGE 60: ADDED U36 BEE NUMBERS FOR NEW BOM CONFIGURATION 639-0254
- PAGE 60: ADDED U36 BEE NUMBERS FOR NEW BOM CONFIGURATION 639-0254
- PAGE 60: ADDED U36 BEE NUMBERS FOR NEW BOM CONFIGURATION 639-0254
- PAGE 60: ADDED U36 BEE NUMBERS FOR NEW BOM CONFIGURATION 639-0254

05/01/2009: RELEASE 12.9.0 (MAJOR):
- PAGE 4: UPDATED PLASTIC PART ALTERNATES FOR USB AND MINI DP CONNECTORS. ALSO ADDED CORRESPONDING NOTES

05/04/2009: RELEASE 12.10.0 (MAJOR):
- PAGE 4: REMOVED SHORT POGO PIN ALTERNATE
- PAGE 4: REVISED PART #S FOR 33850710
- PAGE 60: CHANGED U6050 INA 211 PART TO 200X GAIN INA 210 APN 35352073

05/05/2009: RELEASE 12.11.0 (MAJOR & WEEKLY ECO):
- PAGE 4: ADDED 4 QUANTITIES OF DIMM CONNECTOR SCREWS APN 452-1708
- PAGE 4: ADDED 4 QUANTITIES OF DIMM CONNECTOR SCREWS APN 452-1708
- PAGE 4: ADDED 4 QUANTITIES OF DIMM CONNECTOR SCREWS APN 452-1708
- PAGE 4: ADDED 4 QUANTITIES OF DIMM CONNECTOR SCREWS APN 452-1708
- PAGE 4: ADDED 4 QUANTITIES OF DIMM CONNECTOR SCREWS APN 452-1708

SYNC MASTER=K24 MLB SYNC DATE=01/19/2009

Revision History table with columns for DATE, DESCRIPTION, and REVISION. Includes Apple Inc. logo and revision number 051-7982 D.

# Functional Test Points

## FAN CONNECTORS FUNC\_TEST

8277 TRUE PP5VRT S0 7 8  
 8278 TRUE FAN RT PWM 43  
 8279 TRUE FAN RT TACH 43  
 (NEED TO ADD 1 GND TP)

## MIC FUNC\_TEST

8280 TRUE BI MIC LO 53 54  
 8281 TRUE BI MIC HI 53 54  
 8282 TRUE BI MIC SHIELD 53 54

## SPEAKER FUNC\_TEST

8283 TRUE SPKRAMP L\_N\_OUT 52 53  
 8284 TRUE SPKRAMP L\_P\_OUT 52 53  
 8285 TRUE SPKRAMP R\_N\_OUT 52 53  
 8286 TRUE SPKRAMP R\_P\_OUT 52 53  
 8287 TRUE SPKRAMP SUB\_N\_OUT 52 53  
 8288 TRUE SPKRAMP SUB\_P\_OUT 52 53

## LVDS FUNC\_TEST

8289 TRUE PP3V3\_LCDVDD\_SW\_F 7 65 (NEED 2 TP)  
 8290 TRUE PP3V3\_S0\_LCD\_F 65  
 8291 TRUE PPVOUT\_S0\_LCDBKLT 7 47 65 68 (NEED 2 TP)  
 8292 TRUE LVDS\_IG\_DDC\_CLK 18 65  
 8293 TRUE LVDS\_IG\_DDC\_DATA 18 65  
 8294 TRUE LVDS\_IG\_A\_DATA\_N<0> 18 65 72  
 8295 TRUE LVDS\_IG\_A\_DATA\_P<0> 18 65 72  
 8296 TRUE LVDS\_IG\_A\_DATA\_N<1> 18 65 72  
 8297 TRUE LVDS\_IG\_A\_DATA\_P<1> 18 65 72  
 8298 TRUE LVDS\_IG\_A\_DATA\_N<2> 18 65 72  
 8299 TRUE LVDS\_IG\_A\_DATA\_P<2> 18 65 72  
 8300 TRUE LVDS\_IG\_A\_CLK\_F\_N 65 72  
 8301 TRUE LVDS\_IG\_A\_CLK\_F\_P 65 72  
 8302 TRUE LED\_RETURN\_1 65 68  
 8303 TRUE LED\_RETURN\_2 65 68  
 8304 TRUE LED\_RETURN\_3 65 68  
 8305 TRUE LED\_RETURN\_4 65 68  
 8306 TRUE LED\_RETURN\_5 65 68  
 8307 TRUE LED\_RETURN\_6 65 68  
 8308 TRUE PP5V\_S3\_CAMERA\_F 7 65  
 8309 TRUE USB\_CAMERA\_CONN\_P 65 73  
 8310 TRUE USB\_CAMERA\_CONN\_N 65 73  
 (NEED TO ADD 5 GND TP)

## SATA ODD CONN FUNC\_TEST

8311 TRUE PP5V\_SW\_ODD (NEED 2 TP) 7 34 47  
 8312 TRUE SMC\_ODD\_DETECT 34 36  
 8313 TRUE SATA\_ODD\_D2R\_C\_P 34 72  
 8314 TRUE SATA\_ODD\_D2R\_C\_N 34 72  
 8315 TRUE SATA\_ODD\_R2D\_P 34 72  
 8316 TRUE SATA\_ODD\_R2D\_N 34 72  
 (NEED TO ADD 2 GND TP)

## SATA HDD/SIL FUNC\_TEST

8317 TRUE PP5V\_S0\_HDD\_FLT (NEED 2 TP) 7 34  
 8318 TRUE SATA\_HDD\_R2D\_P 34 72  
 8319 TRUE SATA\_HDD\_R2D\_N 34 72  
 8320 TRUE SATA\_HDD\_D2R\_C\_P 34 72  
 8321 TRUE SATA\_HDD\_D2R\_C\_N 34 72  
 8322 TRUE SYS\_LED\_ANODE\_R 34  
 (NEED TO ADD 3 GND TP)

## BATT POWER CONN FUNC\_TEST

8323 TRUE SMBUS\_SMC\_BSA\_SCL 39 75  
 8324 TRUE SMBUS\_SMC\_BSA\_SDA 39 75  
 8325 TRUE SYS\_DETECT\_L 55  
 8326 TRUE BATT\_POS\_F 55 56 (NEED 2 TP)  
 (NEED TO ADD 2 GND TP)

## HALL EFFECT CONNECTOR FUNC\_TEST

8327 TRUE PP3V42\_G3H 7 8  
 8328 TRUE SMC\_LID\_R 55

## X16 WIRELESS CONN FUNC\_TEST

8329 TRUE PP3V3\_S3\_BT\_F 30  
 8330 TRUE CONN\_PCIE\_MINI\_D2R\_P 30 72  
 8331 TRUE CONN\_PCIE\_MINI\_D2R\_N 30 72  
 8332 TRUE CONN\_PCIE\_MINI\_R2D\_P 30 72  
 8333 TRUE CONN\_PCIE\_MINI\_R2D\_N 30 72  
 8334 TRUE PCIE\_CLK100M\_MINI\_CONN\_P 30 72  
 8335 TRUE PCIE\_CLK100M\_MINI\_CONN\_N 30 72  
 8336 TRUE PP3V3\_WLAN 7 30 (NEED 2 TP)  
 8337 TRUE PCIE\_WAKE\_L 17 30  
 8338 TRUE CONN\_USB2\_BT\_P 30 73  
 8339 TRUE CONN\_USB2\_BT\_N 30 73  
 8340 TRUE MINI\_CLKREQ\_Q\_L 30  
 8341 TRUE MINI\_RESET\_CONN\_L 30  
 (NEED TO ADD 2 GND TP)

## IPD\_FLEX\_CONN FUNC\_TEST

8342 TRUE PP3V3\_S3\_LDO 7 45  
 8343 TRUE PP18V5\_S3 7 45  
 8344 TRUE Z2\_CS\_L 44 45  
 8345 TRUE Z2\_DEBUG3 44 45  
 8346 TRUE Z2\_MOS1 44 45  
 8347 TRUE Z2\_SCLK 44 45  
 8348 TRUE Z2\_BOOST\_EN 45  
 8349 TRUE Z2\_HOST\_INTN 44 45  
 8350 TRUE Z2\_CLKIN 44 45  
 8351 TRUE Z2\_KEY\_ACT\_L 44 45  
 8352 TRUE Z2\_RESET 44 45  
 8353 TRUE PSOC\_MISO 44 45  
 8354 TRUE PSOC\_MOSI 44 45  
 8355 TRUE PSOC\_SCLK 44 45  
 8356 TRUE SMBUS\_SMC\_A\_S3\_SDA 39 75  
 8357 TRUE SMBUS\_SMC\_A\_S3\_SCL 39 75  
 8358 TRUE PSOC\_F\_CS\_L 44 45  
 8359 TRUE PICKB\_L 44 45  
 (NEED TO ADD 2 GND TP)

## KEYBOARD CONN FUNC\_TEST

8360 TRUE PP3V3\_S3 7 8  
 8361 TRUE PP3V42\_G3H 7 8  
 8362 TRUE WS\_KBD1 44  
 8363 TRUE WS\_KBD2 44  
 8364 TRUE WS\_KBD3 44  
 8365 TRUE WS\_KBD4 44  
 8366 TRUE WS\_KBD5 44  
 8367 TRUE WS\_KBD6 44  
 8368 TRUE WS\_KBD7 44  
 8369 TRUE WS\_KBD8 44  
 8370 TRUE WS\_KBD9 44  
 8371 TRUE WS\_KBD10 44  
 8372 TRUE WS\_KBD11 44  
 8373 TRUE WS\_KBD12 44  
 8374 TRUE WS\_KBD13 44  
 8375 TRUE WS\_KBD14 44  
 8376 TRUE WS\_KBD15\_CAP 44  
 8377 TRUE WS\_KBD16\_NUM 44  
 8378 TRUE WS\_KBD17 44  
 8379 TRUE WS\_KBD18 44  
 8380 TRUE WS\_KBD19 44  
 8381 TRUE WS\_KBD20 44  
 8382 TRUE WS\_KBD21 44  
 8383 TRUE WS\_KBD22 44  
 8384 TRUE WS\_KBD23 44  
 8385 TRUE WS\_KBD\_ONOFF\_L 44  
 8386 TRUE WS\_LEFT\_SHIFT\_KBD 44  
 8387 TRUE WS\_LEFT\_OPTION\_KBD 44  
 8388 TRUE WS\_CONTROL\_KBD 44  
 (NEED TO ADD 1 GND TP)

## POWER NETS FUNC\_TEST

8389 TRUE PPVCORE\_S0\_CPU 8  
 8390 TRUE PPVCORE\_S0\_MCP 8  
 8391 TRUE PP0V75\_S0 8  
 8392 TRUE PP1V05\_S0 8  
 8393 TRUE PP1V5\_S0 8  
 8394 TRUE PP1V8\_S0 8  
 8395 TRUE PP5VLT\_S0 8  
 8396 TRUE PP5VRT\_S0 7 8  
 8397 TRUE PP3V3\_S0 8  
 8398 TRUE PP1V5\_S3 8  
 8399 TRUE PP3V3\_S3 7 8  
 8400 TRUE PP5V\_S3 8  
 8401 TRUE PP1V1R1V05\_S5 8  
 8402 TRUE PP3V3\_S5 8  
 8403 TRUE PP3V42\_G3H 7 8  
 8404 TRUE PPBUS\_G3H 8  
 8405 TRUE PP3V3\_ENET\_PHY 8  
 8406 TRUE PP1V2R1V05\_ENET 8  
 8407 TRUE PP3V3\_G3\_RTC 21 22 25  
 8408 TRUE PP3V3\_WLAN 7 30  
 8409 TRUE PP5V\_SW\_ODD 7 34 47  
 8410 TRUE PP5V\_S0\_HDD\_FLT 7 34  
 8411 TRUE PP3V3\_S5\_AVREF\_SMC 36 37  
 8412 TRUE PP18V5\_S3 7 45  
 8413 TRUE PP3V3\_S3\_LDO 7 45  
 8414 TRUE PP3V3\_LCDVDD\_SW\_F 7 65  
 8415 TRUE PPVOUT\_S0\_LCDBKLT 7 47 65 68  
 8416 TRUE PP4V5\_AUDIO\_ANALOG 49  
 8417 TRUE SMC\_PM\_G2\_EN 36 57 63  
 8418 TRUE PM\_SLP\_S4\_L 21 32 36 63 67  
 8419 TRUE PM\_SLP\_S3\_L 21 32 36 63 67  
 8420 TRUE PP5V\_S3\_CAMERA\_F 7 65  
 (NEED TO ADD 1 GND TP)

## DC POWER CONN FUNC\_TEST

8421 TRUE PP18V5\_DCIN\_FUSE (NEED 2 TP) 55  
 8422 TRUE ADAPTER\_SENSE 55  
 (NEED TO ADD 2 GND TP)

SYNC MASTER=K24 MLB SYNC DATE=02/04/2009

## FUNC TEST



Apple Inc.

DRAWING NUMBER 051-7982 D  
 REVISION C.0.0


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE  
 PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.  
 THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

BRANCH  
 PAGE 7 OF 109  
 SHEET


<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

D  
C  
B  
A


"S0,S0M" RAILS




"S3" RAILS




"G3H" RAILS



"S5" RAILS



PEX & SATA AVDD/DVDD aliases



SYNC MASTER=K24 MLB SYNC DATE=02/04/2009

Power Aliases

Apple Inc.

051-7982 D


REVISION C.0.0

8 OF 109

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER 051-7982 D  
BRANCH  
PAGE 8 OF 109 SHEET  
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS





PAGE TITLE		SYNC DATE=02/04/2009	
<b>SIGNAL ALIAS</b>			
Apple Inc.		DESIGN NUMBER	SIZE
		051-7982	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II. NOT TO REPRODUCE OR COPY IT			
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV. ALL RIGHTS RESERVED			
PAGE		SHEET	
9 OF 109		1122	

D

D

C





C

B

B

A

A



SYNC FROM T18  
CHANGE CPU FROM SOCKET TO BGA SYMBOL


SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

**CPU FSB**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: 051-7982 D  
 REVISION: C.0.0  
 SHEET: 10 OF 109  
 SHEETS: 1122





SYNC FROM T18  
CHANGE CPU FROM SOCKET TO BGA SYMBOL


SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

CPU Power & Ground		CREATION NUMBER 051-7982 D
Apple Inc.		REVISION C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 11 OF 109 SHEET


CPU VCore HF and Bulk Decoupling  
4x 330uF, 20x 22uF 0805



VCCA (CPU AVdd) DECOUPLING  
1x 10uF, 1x 0.01uF



VCCP (CPU I/O) DECOUPLING  
1x 330uF, 6x 0.1uF 0402




SYNC FROM T18  
REMOVE NO STUFF CAPS C1220 TO C1231  
REMOVE C1244 & C1245  
CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

SYNC MASTER=K24 MLB		SYNC DATE=03/30/2009	
PAGE TITLE <b>CPU Decoupling</b>			
Apple Inc.		DRAWING NUMBER 051-7982	REVISION D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH C.0.0	PAGE 12 OF 109
SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

### Mini-XDP Connector


NOTE: This is not the standard XDP pinout.  
USE WITH 920-0782 ADAPTER FLEX TO SUPPORT CPU, MCP DEBUGGING.

### MCP79-specific pinout




← Direction of XDP module  
Please avoid any obstructions  
ON ODD-NUMBERED SIDE OF J1300

SYNC MASTER=K24 MLB		SYNC DATE=02/25/2009	
PAGE TITLE			
eXtended Debug Port (MiniXDP)			
DRAWING NUMBER 051-7982 D		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 13 OF 109		SHEET	



Current numbers from email Poonacha Kongtira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
<b>MCP CPU Interface</b>			
Apple Inc.		DRAWING NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	14	OF	109
SHEET			
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	



SYNC MASTER=K24 MLB SYNC DATE=04/06/2009


**MCP Memory Interface**


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: 051-7982 D  
 REVISION: C.0.0  
 PAGE: 15 OF 109  
 SHEET: 15 OF 109


CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
MCP Memory Misc			
 Apple Inc.		DRAWING NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	16 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).





SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

MCP PCIe Interfaces

Apple Inc.

051-7982 D



REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE 17 OF 109 SHEET

17 OF 109 SHEET

17 OF 109 SHEET



RGB DAC Disable: \_\_\_\_\_  
 Okay to float all RGB\_DAC signals.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

TV DAC Disable: \_\_\_\_\_  
 Okay to float all TV\_DAC signals.  
 Okay to float XTALIN\_TV and XTALOUT\_TV.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

WP: I/F is capable of LVDS (1.8V) or TMDS (3.3V), need aliases

GPIOs 57-59 (if LCD panel is used):  
 In MCP79 these pins have undocumented internal pull-ups (-10k to 3.3V 50). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI\_HPD\_GMIX\_INT:  
 Alias to DVI\_HPD for systems using I/F for DVI.  
 Alias to GMIX\_INT for systems with GMIX.  
 Alias to HPLUG\_DET2 for other systems.  
 Pull-down (20k) required in all cases.

MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP\_IG\_CA\_DET if DP not used.  
 NOTE: 20k pull-down required on DP\_HPD\_DET.  
 NOTE: 1K pull-down required on DP\_IG\_AUX\_CH\_N if DP is used.  
 NOTE: HDMI port requires level-shifting. I/F interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD\_IPPx at 1.8V  
 Dual-channel TMDS: Power +VDD\_IPPx at 3.3V

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

**MCP Ethernet & Graphics**


Apple Inc.

CREATION NUMBER: 051-7982 D  
 REVISION: C.0.0


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II. NOT TO REPRODUCE OR COPY IT  
 III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV. ALL RIGHTS RESERVED

PAGE 18 OF 109 SHEET

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS



PAGE TITLE		SYNC DATE=04/06/2009	
<b>MCP PCI &amp; LPC</b>			
Apple Inc.		DRAWING NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	19 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
<b>MCP SATA &amp; USB</b>			
Apple Inc.		DRAWING NUMBER	051-7982 D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	C.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	20 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Current numbers from email Poonacha.Kongtira provided 11/30/2007 4:04pm (no official document number).

D

C

B

A

D


C

B

A

**HDA**

**MISC**



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI\_CS0\_L, SPI1 = SPI\_CS1\_L  
 R1961 and R2160 selects SPI0 ROM by default. LPC debug card pulls LPC\_FRAME# high for SPI1 ROM override.  
 NOTE: MCP979 does not support FW, only LPC ROMs. So Apple designs will not use LPC for BootROM override.  
 NOTE: MCP979 rev A01 does not support SPI1 option. Rev B01 will.

BUF\_SIO\_CLK Frequency

Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0



SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

**HDA Output Caps**

For EMI Reduction on HDA interface



SYNC MASTER=K24 MLB SYNC DATE=03/24/2009

**MCP HDA & MISC**

Apple Inc.


051-7982 D

REVISION C.0.0

21 OF 109


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

Current numbers from email Poonacha Kongtira provided 11/30/2007 4:04pm (no official document number).




Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
<b>MCP Power &amp; Ground</b>			
Apple Inc.		CREATION NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		22 OF 109	
SHEET		CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS	



PAGE TITLE		SYNC DATE=04/06/2009	
MCP Standard Decoupling			
CREATING NUMBER		REVISION	
051-7982		D	
BRANCH		PAGE	
C.0.0		25 OF 109	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



WP: Checklist says 0-ohm resistor placeholder for ferrite bead.  
 NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)  
 Apple: 1x 2.2uF 0402 (2.2 uF)

NO STUFF  
 L2650  
 30-ohm-1.7A  
 NV: 1x 4.7uF 0603, 2x 0.1uF 0402 (4.9 uF)  
 Apple: 2x 2.2uF 0402 (4.4 uF)

NO STUFF  
 C2615  
 4.7uF  
 204  
 47  
 X18-1  
 402

C2616  
 0.1uF  
 204  
 10V  
 CS08  
 402

NO STUFF  
 C2620  
 0.1uF  
 204  
 10V  
 CS08  
 402

NO STUFF  
 C2630  
 0.1uF  
 204  
 10V  
 CS08  
 402

WP: Checklist says 0-ohm resistor placeholder for ferrite bead.  
 NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)  
 Apple: 799

SYNC FROM T18  
 REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT  
 REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672  
 NOSTUFF PP3V3\_S0\_MCP\_DAC RAIL COMPONENTS (L2650 AND C2650)  
 CHANGE C2651 TO R2651 TO GND PP3V3\_S0\_MCP\_DAC  
 REMOVE HDCP ROMS


SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
MCP Graphics Support			
Apple Inc.		051-7982	D
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		26 OF 109	

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).





### Platform Reset Connections



#### LPC Reset (Unbuffered)



#### PCIE Reset (Unbuffered)




#### Reset Button




PLACEMENT\_NOTE=PLACE C2819 CLOSE TO MCP79  
PLACE C2819 CLOSE TO MCP79


#### RTC Crystal



#### MCP 25MHz Crystal



#### MCP S0 PWRGD & CPU\_VLD



MCPSEQ\_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.  
MCPSEQ\_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP PSB I/O interface initialization.  
SMC 99ms delay from ALL\_SYS\_PWRGD to INV6\_VR\_ON plus INV6 delay for VR\_PWRGD\_DELAY should guarantee CPU\_VLD does not go high before CPUVDD\_EN (which is 40-100ms after PS\_PWRGD assertion).  
NOTE: If CPU\_VLD deasserts during S0 MCP79 will take system to S5 immediately.

SYNC FROM T18  
CHANGE RESET BUTTON TO RESET PADS  
REMOVE UNUSED PCIE RESET SIGNALS  
REMOVE R2824 AND NET PCI\_CLK33M\_SLOT\_A  
CHANGE RTC COIN CELL TO LDO & SUPERCAP  
ALIAS MEM\_VTT\_EN TO =DDRVTT\_EN  
CHANGE Y2810 AND U2850 TO SMALLER PARTS

PAGE TITLE		SYNC MASTER=K24 MLB		SYNC DATE=02/15/2009	
<b>SB Misc</b>					
Apple Inc.		DRAWING NUMBER	051-7982	REVISION	D
		C.0.0			
		PAGE 28 OF 109			
		SHEET			
		IV ALL RIGHTS RESERVED			

Page Notes


Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PP3V3\_S5\_VREFMRGN  
 - =PPVTT\_S3\_DDR\_BUF

Signal aliases required by this page:  
 - =I2C\_VREFDAC5\_SCL  
 - =I2C\_VREFDAC5\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 VREFMRGN  
 NO\_VREFMRGN

DAC channel	MEM A VREF DQ		MEM A VREF CA		MEM B VREF DQ		MEM B VREF CA		CPU FSB VREF
	A	B	A	B	A	B	C		
Min DAC code	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	
Max DAC code	0x87	0x87	0x87	0x87	0x87	0x87	0x55	0x55	
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA	-0.91 mA	
Max source I	5 mA	5 mA	5 mA	5 mA	5 mA	5 mA	0.52 mA	0.52 mA	
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V	0.70 V	
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V	0.091 V	
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V	1.044 V	
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV	11.2 mV	

SO-DIMM A and SO-DIMM B Vref settings should be margined separately  
 (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES.MTL.FILM,0.5%,0402,SM,LP	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES.MTL.FILM,0.5%,0402,SM,LP	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES.MTL.FILM,0.5%,0402,SM,LP	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES.MTL.FILM,0.5%,0402,SM,LP	R2911	CRITICAL	NO_VREFMRGN

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

FSB/DDR3 Vref Margining

Apple Inc.	DRAWING NUMBER 051-7982 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION C.0.0
	PAGE 29 OF 109

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

Page Notes

Power aliases required by this page:

- >PP1V5\_S0\_MEM\_A
- >PP1V5\_S1\_MEM\_A
- >PP0V75\_S0\_MEM\_VTT\_A
- >PP0V75\_S1\_MEM\_VTT\_A
- >PP0V75\_S0\_MEM\_A (2.5 - 3.3V)


Signal aliases required by this page:

- >I2C\_S0D19MA\_S0L
- >I2C\_S0D19MA\_S0A

BOM options provided by this page:

(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



SYNC MASTER=K24 MLB SYNC DATE=02/05/2009

DDR3 SO-DIMM Connector A

Apple Inc.	DRAWING NUMBER 051-7982 D
	REVISION C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED	
	PAGE 31 OF 109


Page Notes

Power Alliances required by this page:  
 ->PP1V5\_E3\_MEM\_B  
 ->PP1V5\_E3\_MEM\_B  
 ->PP1V5\_E3\_MEM\_VTT\_B  
 ->PP1V5\_E3\_MEM\_VTT\_B  
 ->PP1V5\_E3\_MEM\_B (2.5 - 3.3V)


Signal Alliances required by this page:  
 ->I2C\_S0DIMM\_SCL  
 ->I2C\_S0DIMM\_SDA

ROM options provided by this page:  
 (NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



DDR3 GROUND RETURN CAPS (MCP SIDE)



"Expansion" (bottom) slot

SYNC MASTER=K24 MLB SYNC DATE=02/05/2009

**DDR3 SO-DIMM Connector B**

Apple Inc.


051-7982 D

REVISION C.0.0


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II. NOT TO REPRODUCE OR COPY IT  
 III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV. ALL RIGHTS RESERVED

32 OF 109 SHEETS

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
DDR3 Support			
Apple Inc.		DRAWING NUMBER 051-7982	SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 33 OF 109
CURRENT DESIGN SHEET			SHEET



3V S3 WLAN FET

MOSFET	TPCP8102
CHANNEL	P-TYPE
IDS(ON)	20-30 MSHM @2.5V
LOADING	0.727 A (RDP)

AIRPORT

BLUETOOTH

RC VALUE IS CHOSEN TO MEET THE 100 MS DELAY REQUIREMENT BETWEEN 3.3 WLAN POWER GETTING STABLE AND AIRPORT CARD COMING OUT OF RESET

SYNC MASTER=K24 MLB SYNC DATE=01/27/2009

**X16 WIRELESS CONNECTOR**

Apple Inc.


051-7982 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

34 OF 109 SHEETS

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS



PP3V3\_ENET\_PHY  
(43mA typ - 1000base-T)  
(19mA typ - Energy Detect)  
MF: Marvell numbers, update for Realtek

PP1V05\_ENET\_PHY  
(221mA typ - 1000base-T)  
( 7mA typ - Energy Detect)  
MF: Marvell numbers, update for Realtek

Alias to =PP3V3\_ENET\_PHY for internal switcher.  
Alias to GND for external 1.05V supply.

PP3V3\_ENET\_PHY\_VDDREG  
If internal switcher is used, must place 1x 22uF & 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.  
NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

RTL8211\_RKQOUT  
If internal switcher is used, must place inductor within 5mm of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.  
If internal switcher is not used, VDDREG and RKQOUT can float.

PLACE R3796 CLOSE TO U1400, PIN D24

ENET\_RESET\_L IS NOT ASSERTED WHEN WOL IS ACTIVE.  
HENCE, RC (C3725 AND R3725) ARE NOT STUFFED.


Reserved for EMI  
per RealTek request.

Configuration Settings:  
PHYAD = 01 (PHY Address 00001)  
AN[1:0] = 11 (Full auto-negotiation)  
RXDLY = 0 (RXCLK transitions with data)  
TXDLY = 0 (No TXCLK Delay)

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
Ethernet PHY (RTL8211CL)			
Apple Inc.		DRAWING NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	37 OF 109
		SHEET	


### WLAN Enable Generation

\*WLAN\* = (\*S3\* && \*AP\_PWR\_EN\* && (\*AC\* || \*SD\*))  
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP\_PWR\_EN signal.




### 3.3V ENET FET

@ 2.5V Vgs!  
 Rds(on) = 90mOhm max  
 I(max) = 1.7A (85C)



MOBILE:  
 Recommend aliasing PM\_SLP\_RMOT\_L and  
 =PIV3ENET\_EN. Nets separated on  
 ARB for alternate power options.

### 1.05V ENET FET



Non-ARB:  
 Recommend aliasing PM\_SLP\_RMOT\_L and  
 =PIV05ENET\_EN. Nets separated on  
 ARB for alternate power options.

### RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMOT rails are powered.  
 Designs must ensure PHY is powered whenever RMOT rails are, or use separate crystal.



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
Ethernet & AirPort Support			
Apple Inc.		051-7982	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION C.0.0	PAGE 38 OF 109



- COPY THIS PAGE FROM K36 CSA.39

8 7 6 5 4 3 2 1

D

D

C


C

B


B

A

A




ETHERNET CONNECTOR



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
<b>ETHERNET CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	39 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8 7 6 5 4 3 2 1

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>




SYNC MASTER=K24 MLB SYNC DATE=01/19/2009

**SATA Connectors**

Apple Inc.	DRAWING NUMBER <b>051-7982</b>
REVISION <b>C.0.0</b>	SHEET <b>D</b>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE <b>45 OF 109</b>	SHEET <b>1</b>


POR IS PLASTIC USB CONNECTOR PARTS BUT METAL PART'S SCHEMATIC AND CAD SYMBOLS HAVE BEEN USED AS ITS LAND PATTERN CAN ACCOMODATE BOTH TYPES

Port Power Switch




We can remove C4690 later if the output cap of the 5V\_S5 regulator is close enough.


USB PORT A (FRONT PORT)



USB/SMC Debug Mux




USB PORT B (BACK PORT)



SYNC MASTER=K24 MLB SYNC DATE=02/05/2009

External USB Connectors	
Apple Inc.	DRAWING NUMBER 051-7982 D
	REVISION C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 46 OF 109	SHEET OF <TOTAL DESIGN SHEETS>



NOTE: Unused pins have \*SMC\_Pxx\* names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

NOTE: P94 and P95 are shorted, P95 could be spare.

NOTE: SMC interrupt can be active high or low, rename net accordingly. If SMC interrupt is not used, pull up to SMC rail.

PLACEMENT\_NOTE=PLACE C4950 CLOSE TO U4900 PIN M10  
 PLACEMENT\_NOTE=PLACE C4951 CLOSE TO U4900 PIN M9  
 PLACEMENT\_NOTE=PLACE C4952 CLOSE TO U4900 PIN K10

SMC\_PB3:  
 SMC\_I0\_THROTTLE\_L for MG systems.  
 Otherwise, TP/NC okay (was ISENSE\_CAL\_EN)

PAGE TITLE		SYNC MASTER=K24 MLB		SYNC DATE=04/02/2009	
SMC		Apple Inc.		DRAWING NUMBER	M122
Apple Inc.				051-7982	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		REVISION	C.0.0		
		BRANCH			
		PAGE	49 OF 109		
		SHEET			

8

7

6

5


4

3


2

1

### SMC Reset "Button" / Brownout Detect





### SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35301381	35301912		ALL	18L60002-13, INTERSIL


### System (Sleep) LED Circuit




### MCP\_SAFE\_MODE SIGNAL TO SUPPORT ROM FAILURE OVERRIDE





### SMC Crystal Circuit



### Debug Power "Button"



### SMC FSB to 3.3V Level Shifting



SYNC MASTER=K24 MLB SYNC DATE=02/04/2009

SMC Support	
Apple Inc.	DRAWING NUMBER: 051-7982
	REVISION: C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
50 OF 109	SHEET

8

7

6

5

4


3

2



1

8 7 6 5 4 3 2 1

### LPC+SPI Connector



### Alternate SPI ROM Support




SYNC MASTER=K24_MLB		SYNC DATE=02/15/2009	
PAGE TITLE <b>LPC+SPI Debug Connector</b>			
DRAWING NUMBER <b>051-7982</b>		REVISION <b>D</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <b>C.0.0</b>	
SHEET <b>51 OF 109</b>		SHEET	

8 7 6 5 4 3 2 1

D  
C  
B  
A

D  
C  
B  
A




SYNC MASTER=K24 MLB SYNC DATE=01/19/2009

**K84 SMBUS CONNECTIONS**

Apple Inc.  
 DRAWING NUMBER: 051-7982 D  
 REVISION: C.0.0


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED  
 PAGE: 52 OF 109  
 SHEET: 52 OF 109




SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
<b>VOLTAGE SENSING</b>			
Apple Inc.		DRAWING NUMBER <b>051-7982</b>	REVISION <b>D</b>
		REVISION <b>C.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH 	PAGE <b>53 OF 109</b>
SHEET <b>&lt;CURRENT DESIGN SHEET&gt; OF &lt;TOTAL DESIGN SHEETS&gt;</b>			




MCP VCore Current Sense Filter




MCP MEM VDD Current Sense




MCP MEM VDD Current Sense Filter




CPU 1.05V AND CPU VCore HIGH SIDE CURRENT SENSE




CPU VCore Load Side Current Sense / Filter



DC-IN (BMON) CURRENT SENSE




DC-IN (AMON) CURRENT SENSE




PAGE TITLE		SYNC MASTER=K24 MLB		SYNC DATE=01/27/2009	
Current Sensing			DESIGN NUMBER	051-7982	REV
Apple Inc.			REVISION	C.0.0	
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
PAGE			54 OF 109		

### CPU T-Diode Thermal Sensor



### MCP T-Diode Thermal Sensor



SYNC MASTER=K24 MLB SYNC DATE=02/04/2009


PAGE TITLE		Thermal Sensors	
Apple Inc.		DRAWING NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		55 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	






BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
  - DROOP LINE REGULATION
  - RIPPLE TO MEET ERS
  - 100-300 KHZ CLEAN SPECTRUM
  - STARTUP TIME LESS THAN 2MS
  - R5812, R5813, C5818 MODIFIED



IPD FLEX CONNECTOR




3V3 LDO FOR IPD




D  
C  
B  
A

D  
C  
B  
A

SYNC MASTER=K24 MLB		SYNC DATE=02/25/2009	
WELLSPRING 2			
Apple Inc.		DRAWING NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	58 OF 109




PAGE TITLE		SMS	
Apple Inc.		DRAWING NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	59 OF 109
		SHEET	
		SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	



SYNC MASTER=K19 IMLB SYNC DATE=02/25/2009

**DEBUG SENSORS AND ADC**

Apple Inc.		CREATION NUMBER 051-7982 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I V ALL RIGHTS RESERVED		REVISION C.0.0
PAGE 60 OF 109		SHEET OF <TOTAL DESIGN SHEETS>



MCP79 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191  
 Any of the 4 frequencies can be selected  
 with R6190, R6191, R5190 and R5191

SYNC MASTER=K24 MLB SYNC DATE=02/15/2009

**SPI ROM**

Apple Inc. 051-7982 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE  
 PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.  
 THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

61 OF 109 SHEETS

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



D

D

C

C


B

B

A

A


**AUDIO CODEC**  
APPLE P/N 353S2355



GPIO0 = ANALOG SW CONTROL  
GPIO1 = HP AMP CONTROL  
GPIO3 = SPKR AMP SHDN CONTROL

FR SPKR AMP. SIG. SOURCE  
LFT. SPKR AMP. SIG. SOURCE  
RT. SPKR AMP. SIG. SOURCE  
EXT MIC CODEC INPUT  
BI MIC CODEC INPUT

**4.5V POWER SUPPLY FOR CODEC**  
APPLE P/N 353S2456



**NOTES ON CODEC I/O**

DIFF FSINPUT= 2.45VRMS  
SE FSINPUT= 1.22VRMS  
DAC1 FSOUTPUT= 1.34VRMS  
DAC2/3 FSOUTPUTDIFF= 2.67VRMS  
DAC2/3 FSOUTPUTSE= 1.34VRMS


SYNC MASTER=AUDIO SYNC DATE=06/09/2009

<b>AUDIO: CODEC/REGULATOR</b>	
Apple Inc.	051-7982 D
REVISION	C.0.0
BRANCH	
PAGE	62 OF 109
SHEET	

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS  
 NET RIN = 10.36K OHMS (INCLUDING PULL-DOWNS AT ANALOG SWITCH COM PINS)  
 FC\_HP = 3.6 HZ  
 FC\_LP = 43KHZ  
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS




PAGE TITLE		AUDIO: LINE INPUT FILTER	
Apple Inc.		DRAWING NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	63 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



MAX9724 GAIN/FILTER COMPONENTS  
AV\_PB = -1V/V, FC\_LPF = 35.2KHZ



SYNC MASTER=AUDIO SYNC DATE=06/09/2009

AUDIO: HEADPHONE FILTER

Apple Inc. DRAWING NUMBER 051-7982 D REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED SHEET 65 OF 109


DYNAMIC (SUB) AND PIEZO (SATELLITE) SPKR AMPLIFIERS

SATELLITE HPF FC = 775 HZ  
 SUB 80 HZ < HPF FC < 132 HZ  
 SUB GAIN 6DB (2V/V)  
 SAT GAIN 5.6DB (1.91V/V)

ALIAS OF PP5V\_S3\_REG, MIN\_LINE\_WIDTH=0.60MM, MIN\_NECK\_WIDTH=0.20MM

52 = PP5V\_S3\_AUDIO\_AMP


APN: 353S2630



ALIAS OF PP5V\_S3\_REG, MIN\_LINE\_WIDTH=0.60MM, MIN\_NECK\_WIDTH=0.20MM

52 = PP5V\_S3\_AUDIO\_AMP


APN: 353S2621



ALIAS OF PP5V\_S3\_REG, MIN\_LINE\_WIDTH=0.60MM, MIN\_NECK\_WIDTH=0.20MM

52 = PP5V\_S3\_AUDIO\_AMP

APN: 353S2630



SYNC MASTER=AUDIO SYNC DATE=06/09/2009

AUDIO: SPEAKER AMP

Apple Inc.

051-7982 D

REVISION C.0.0

BRANCH

66 OF 109

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE






II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

AUDIO JACK: LI/LO/HP CONNECTOR, SPDIF TX



SYNC MASTER=AUDIO SYNC DATE=06/09/2009

PAGE TITLE		AUDIO: JACK	
Apple Inc.		DESIGN NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	67 OF 109
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II. NOT TO REPRODUCE OR COPY IT			
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV. ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

CODEC OUTPUT SIGNAL PATHS


FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	OX02 (2)	OX02 (2)	OX09 (9,A)	GPIO_0 AND GPIO_1	OX09 (A)
LINE IN	OX05 (5)	OX05 (5)	OX0C (12)	GPIO_0 AND GPIO_1	OX09 (A) AND UI ELEMENT
SATELLITES	OX04 (4)	OX04 (4)	OX0B (11)	GPIO_3	N/A
SUB	OX03 (3)	OX03 (03)	OX0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	OX08 (8)	OX10 (16)	N/A	OX0D (B)

CODEC INPUT SIGNAL PATHS


FUNCTION	CONVERTER	PIN COMPLEX	VREP/ENABLE	DET ASSIGNMENT
BUILT-IN MIC	OX06 (6)	OX0D (13,B,RIGHT)	MIC_BIAS (808)	N/A
HEADSET MIC	OX06 (6)	OX0D (13,V22,B,LEFT)	MCP79 GPIO_38	MCP79 GPIO_17 (PERIPH DETECT) MCP79 GPIO_4 (LOAD DETECT)

PORT A DETECT (HEADPHONES)


PORT B DETECT (SPDIF DELEGATE)




EXTRACTION NOTIFICATION CKT




MIKEY MIC LOAD DET CKT



PORT B LEFT (HEADSET MIC)



PORT B RIGHT (BUILT-IN MIC)



SYNC MASTER=AUDIO SYNC DATE=06/09/2009

AUDIO: JACK TRANSLATORS

Apple Inc. 051-7982 D

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

68 OF 109 SHEET

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

8

7

6

5


4

3


2

1

MagSafe DC Power Jack




1-Wire OverVoltage Protection




3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator

$$V_{out} = 1.25V * (1 + R_a / R_b)$$




HALL EFFECT CONNECTOR



BATTERY CONNECTOR


PAGE TITLE		SYNC DATE=02/05/2009	
DC-In & Battery Connectors		DRAWING NUMBER	
Apple Inc.		051-7982 D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		C.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		69 OF 109	
IV ALL RIGHTS RESERVED		SHEET	
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	

# PBUS SUPPLY / BATTERY CHARGER




PWM FREQ. = 400 kHz  
 MAX CURRENT = 7A  
 (??? limited)

## AMON PULLDOWN LOGIC



## BATTERY CHARGE LIMITING FETS




SYNC MASTER=K24 MLB		SYNC DATE=02/05/2009	
PAGE TITLE <b>PBUS Supply/Battery Charger</b>			
CREATOR NUMBER Apple Inc.		REVISION 051-7982 D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH C.0.0	
SHEET 70 OF 109		SHEET	



# 5V S3 / 3.3V S5 POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$


$$V_{OUT} = (2 * R_C / R_D) + 2$$



PAGE TITLE		5V/3.3V SUPPLY	
DRAWING NUMBER		051-7982	D
REVISION		C.0.0	
BRANCH			
PAGE		72 OF 109	
SHEET			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

# 1.5V/0.75V (DDR3) POWER SUPPLY

$$V_{OUT} = 0.75V * (1 + R_A / R_B)$$



MAX CURRENT = 13A  
PWM FREQ. = 400 KHZ

STATE	PM_SLP_S4_L	PM_SLP_S3_L	PP1V5_S3	PP0V75_S0
S0	HIGH	HIGH	1.5V	0.75V
S3	HIGH	LOW	1.5V	0.0V
S5/G3HOT	LOW	LOW	0.0V	0.0V

1.5V/0.75V DDR3 SUPPLY


Apple Inc.

051-7982 D

REVISION C.0.0

73 OF 109

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



NOTE 1: C7432, C7433 = 27.4 OHM FOR VALIDATING CPU ONLY.

R1100/R1101 \*\*ON THE CPU PAGE\*\* PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED

# IMVP6 CPU VCore Regulator

Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_PHASE1	1.5 MM	0.25 MM
IMVP6_BOOT1	0.25 MM	0.25 MM
IMVP6_UGATE1	1.5 MM	0.25 MM
IMVP6_LGATE1	1.5 MM	0.25 MM
IMVP6_ISEN1	0.25 MM	0.25 MM
IMVP6_PHASE2	0.25 MM	0.25 MM
IMVP6_BOOT2	0.25 MM	0.25 MM
IMVP6_UGATE2	0.25 MM	0.25 MM
IMVP6_LGATE2	0.25 MM	0.25 MM
IMVP6_ISEN2	0.25 MM	0.25 MM
IMVP6_RTN	0.25 MM	0.25 MM
IMVP6_VSEN	0.25 MM	0.25 MM

SYNC MASTER=K24 MLB SYNC DATE=03/03/2009


Apple Inc.

051-7982 D

C.0.0

74 OF 109

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



SYNC MASTER=K24 MLB SYNC DATE=02/15/2009


MCP CORE REGULATOR

Apple Inc.  
 DRAWING NUMBER: 051-7982 D  
 REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 75 OF 109  
 SHEET: 75 OF 109


# CPUVTT POWER SUPPLY




PAGE TITLE		CPU VTT(1.05V) SUPPLY	
DRAWING NUMBER		051-7982 D	
REVISION		C.0.0	
BRANCH			
PAGE		76 OF 109	
SHEET			
CURRENT DESIGN SHEET			

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


# 1.8V S0 SWITCHER





## 1.05V S0 PLL LDO



## MCP 1.05V S5 (AUXC) SUPPLY



SYNC MASTER=K24 MLB		SYNC DATE=03/24/2009	
PAGE TITLE			
<b>MISC POWER SUPPLIES</b>			
 Apple Inc.		DRAWING NUMBER 051-7982 D	REVISION C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			SHEET 77 OF 109
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			




Power Control Signals

State	SMC_PM_02_ENABLE	PM_S0P_04_L	PM_S0P_03_L
Run (R0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (S0not)	0	0	0

**POWER SEQUENCING**

Apple Inc.

DRAWING NUMBER	051-7982	SIZE	D
REVISION	C.0.0		
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		78 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		OF <TOTAL DESIGN SHEETS>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K24 MLB SYNC DATE=02/15/2009

POWER FETS	
Apple Inc.	051-7982 D
REVISION	C.0.0
BRANCH	
PAGE	79 OF 109
SHEET	


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED  
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS



CHECK IF LVDS\_IG\_PANEL\_PWR GLITCHES ON POWER UP

LCD CONNECTOR  
LVDS CONNECTOR:518S0650

FOUR GROUNDING VIAS SHOULD BE DISTRIBUTED ALONG THE GROUND SHAPE THAT BOUND THE CONNECTOR



SYNC MASTER=K24 MLB		SYNC DATE=02/15/2009	
<b>LVDS CONNECTOR</b>			
Apple Inc.		DESIGN NUMBER <b>051-7982</b>	SIZE <b>D</b>
		REVISION <b>C.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE <b>90 OF 109</b>



8

7

6

5

4


3

2

1

POR IS PLASTIC MINI DP CONNECTOR BUT METAL PART'S SCHEMATIC AND CAD SYMBOLS HAVE BEEN USED BEACUSE ITS LAND PATTERN CAN ACCOMODATE BOTH TYPES

Port Power Switch




Q9440 must have Drain to Gate leakage of <500nA and Gate to Source resistance of >5MΩhm

DP to DVI/HDMI Cable Adapter (CA) has 100k pull-up to DP\_PWR.

DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

MCP79 requires pull down HPD input with 100K if DP\_HPD is used.

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
<b>DisplayPort Connector</b>			
 Apple Inc.		DRAWING NUMBER <b>051-7982</b>	SHEET <b>D</b>
		REVISION <b>C.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <b>94 OF 109</b>	PAGE <b>94 OF 109</b>
SHEET <b>94 OF 109</b>			

8

7

6


5

4

3


2

1



13.3 Inch Panel (9 LEDs per string)  
 TARGET: ISET = 20mA, OVP = 35V  
 ACTUAL: ISET = 19.9mA, OVP = 35.2V

SYNC MASTER=VEMURI K191		SYNC DATE=02/09/2009	
LCD Backlight Driver (MC34845)			
Apple Inc.		DRAWING NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		97 OF 109	
SHEET		OF TOTAL DESIGN SHEETS	



SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

**LCD Backlight Support**

Apple Inc.

051-7982 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

98 OF 109 SHEETS

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

FSB (Front-Side Bus) Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include FSB\_500 and FSB\_D0TB\_500.

Two tables side-by-side showing SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, and WEIGHT for FSB signals.

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4x signals / groups shown in signal table on right. Signals within each 4x group should be matched within 5 ps of strobe. D0TBs complementary pairs should be matched within 1 ps of each other...

FSB 2x signals / groups shown in signal table on right. Signals within each 2x group should be matched within 20 ps. Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTBs.

FSB 1x signals shown in signal table on right. Signals within each 1x group should be matched to CPU clock. Design Guide recommends each strobe/signal group is routed on the same layer.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CPU\_500 and CPU\_27F4S.

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

Two tables side-by-side showing SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, and WEIGHT for CPU signals.

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes MCP\_500.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes MCP\_FSB\_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.4

FSB Clock Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK\_FSB\_1000.

Two tables side-by-side showing SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, and WEIGHT for CLK\_FSB.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.5

CPU / FSB Net Properties

Large table listing signal names, net types, and properties. Columns include ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, and EFFECTED. Rows include FSB\_4X Signal Groups, FSB\_2X Signals, FSB\_1X Signals, CPU signals, and various power and clock signals.

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

CPU/FSB Constraints

Metadata block containing Apple Inc. logo, drawing number (051-7982), revision (C.0.0), page number (100 OF 109), and a notice of proprietary property.

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_450	*	+40_OBM_SE	+40_OBM_SE	+40_OBM_SE	+40_OBM_SE	+STANDARD	+STANDARD
MEM_450_VDD	*	+40_OBM_SE	+40_OBM_SE	+40_OBM_SE	+40_OBM_SE	+STANDARD	+STANDARD
MEM_750	*	+70_OBM_DIFF	+70_OBM_DIFF	+70_OBM_DIFF	+70_OBM_DIFF	+70_OBM_DIFF	+70_OBM_DIFF
MEM_750_VDD	*	+70_OBM_DIFF	+70_OBM_DIFF	+70_OBM_DIFF	+70_OBM_DIFF	+70_OBM_DIFF	+70_OBM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	+411_SPACING	7
MEM_CTRL2CTRL	*	+211_SPACING	7
MEM_CTRL2MEM	*	+2511_SPACING	7
MEM_CMD2CMD	*	+1511_SPACING	7
MEM_CMD2MEM	*	+311_SPACING	7
MEM_DATA2DATA	*	+1511_SPACING	7
MEM_DATA2MEM	*	+311_SPACING	7
MEM_DQS2MEM	*	+311_SPACING	7
MEM_2OTHER	*	25 MIL	7

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM\_\*-style wildcards!

DDR2:  
 DQ signals should be matched within 20 ps of associated DQS pair.  
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.  
 All DQS pairs should be matched within 100 ps of clocks.  
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.  
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.  
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
 DQ/A/BA/cmd signal spacing is 3x dielectric. DQS/CLK is 4x dielectric.

DDR3:  
 DQ signals should be matched within 5 ps of associated DQS pair.  
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps.  
 No DQS to clock matching requirement.  
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.  
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.  
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
 DQ/A/BA/cmd signal spacing is 3x dielectric. DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3  
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	+STANDARD	+STANDARD	+STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	7

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	EFFACTED
MEM_A_CLK_P<5..0>	MEM_750_VDD	MEM_CLK	15 27
MEM_A_CLK_N<5..0>	MEM_750_VDD	MEM_CLK	15 27
MEM_A_CKE<3..0>	MEM_450_VDD	MEM_CTRL	15 27
MEM_A_CS_#<3..0>	MEM_450_VDD	MEM_CTRL	15 27
MEM_A_ODT<3..0>	MEM_450_VDD	MEM_CTRL	15 27
MEM_A_A<14..0>	MEM_450_VDD	MEM_CMD	15 27
MEM_A_BA<2..0>	MEM_450_VDD	MEM_CMD	15 27
MEM_A_BAS_#	MEM_450_VDD	MEM_CMD	15 27
MEM_A_CAS_#	MEM_450_VDD	MEM_CMD	15 27
MEM_A_WE_#	MEM_450_VDD	MEM_CMD	15 27
MEM_A_DQ<7..0>	MEM_450_VDD	MEM_DATA	15 27
MEM_A_DQ<15..8>	MEM_450_VDD	MEM_DATA	15 27
MEM_A_DQ<23..16>	MEM_450_VDD	MEM_DATA	15 27
MEM_A_DQ<31..24>	MEM_450_VDD	MEM_DATA	15 27
MEM_A_DQ<39..32>	MEM_450_VDD	MEM_DATA	15 27
MEM_A_DQ<47..40>	MEM_450_VDD	MEM_DATA	15 27
MEM_A_DQ<55..48>	MEM_450_VDD	MEM_DATA	15 27
MEM_A_DQ<63..56>	MEM_450_VDD	MEM_DATA	15 27
MEM_A_DM<0>	MEM_450_VDD	MEM_DATA	15 27
MEM_A_DM<1>	MEM_450_VDD	MEM_DATA	15 27
MEM_A_DM<2>	MEM_450_VDD	MEM_DATA	15 27
MEM_A_DM<3>	MEM_450_VDD	MEM_DATA	15 27
MEM_A_DM<4>	MEM_450_VDD	MEM_DATA	15 27
MEM_A_DM<5>	MEM_450_VDD	MEM_DATA	15 27
MEM_A_DM<6>	MEM_450_VDD	MEM_DATA	15 27
MEM_A_DM<7>	MEM_450_VDD	MEM_DATA	15 27
MEM_B_DQS_P<0>	MEM_750_VDD	MEM_DQS	15 27
MEM_B_DQS_N<0>	MEM_750_VDD	MEM_DQS	15 27
MEM_B_DQS_P<1>	MEM_750_VDD	MEM_DQS	15 27
MEM_B_DQS_N<1>	MEM_750_VDD	MEM_DQS	15 27
MEM_B_DQS_P<2>	MEM_750_VDD	MEM_DQS	15 27
MEM_B_DQS_N<2>	MEM_750_VDD	MEM_DQS	15 27
MEM_B_DQS_P<3>	MEM_750_VDD	MEM_DQS	15 27
MEM_B_DQS_N<3>	MEM_750_VDD	MEM_DQS	15 27
MEM_B_DQS_P<4>	MEM_750_VDD	MEM_DQS	15 27
MEM_B_DQS_N<4>	MEM_750_VDD	MEM_DQS	15 27
MEM_B_DQS_P<5>	MEM_750_VDD	MEM_DQS	15 27
MEM_B_DQS_N<5>	MEM_750_VDD	MEM_DQS	15 27
MEM_B_DQS_P<6>	MEM_750_VDD	MEM_DQS	15 27
MEM_B_DQS_N<6>	MEM_750_VDD	MEM_DQS	15 27
MEM_B_DQS_P<7>	MEM_750_VDD	MEM_DQS	15 27
MEM_B_DQS_N<7>	MEM_750_VDD	MEM_DQS	15 27
MEM_B_CLK_P<5..0>	MEM_750_VDD	MEM_CLK	15 28
MEM_B_CLK_N<5..0>	MEM_750_VDD	MEM_CLK	15 28
MEM_B_CKE<3..0>	MEM_450_VDD	MEM_CTRL	15 28
MEM_B_CS_#<3..0>	MEM_450_VDD	MEM_CTRL	15 28
MEM_B_ODT<3..0>	MEM_450_VDD	MEM_CTRL	15 28
MEM_B_A<14..0>	MEM_450_VDD	MEM_CMD	15 28
MEM_B_BA<2..0>	MEM_450_VDD	MEM_CMD	15 28
MEM_B_BAS_#	MEM_450_VDD	MEM_CMD	15 28
MEM_B_CAS_#	MEM_450_VDD	MEM_CMD	15 28
MEM_B_WE_#	MEM_450_VDD	MEM_CMD	15 28
MEM_B_DQ<7..0>	MEM_450_VDD	MEM_DATA	15 28
MEM_B_DQ<15..8>	MEM_450_VDD	MEM_DATA	15 28
MEM_B_DQ<23..16>	MEM_450_VDD	MEM_DATA	15 28
MEM_B_DQ<31..24>	MEM_450_VDD	MEM_DATA	15 28
MEM_B_DQ<39..32>	MEM_450_VDD	MEM_DATA	15 28
MEM_B_DQ<47..40>	MEM_450_VDD	MEM_DATA	15 28
MEM_B_DQ<55..48>	MEM_450_VDD	MEM_DATA	15 28
MEM_B_DQ<63..56>	MEM_450_VDD	MEM_DATA	15 28
MEM_B_DM<0>	MEM_450_VDD	MEM_DATA	15 28
MEM_B_DM<1>	MEM_450_VDD	MEM_DATA	15 28
MEM_B_DM<2>	MEM_450_VDD	MEM_DATA	15 28
MEM_B_DM<3>	MEM_450_VDD	MEM_DATA	15 28
MEM_B_DM<4>	MEM_450_VDD	MEM_DATA	15 28
MEM_B_DM<5>	MEM_450_VDD	MEM_DATA	15 28
MEM_B_DM<6>	MEM_450_VDD	MEM_DATA	15 28
MEM_B_DM<7>	MEM_450_VDD	MEM_DATA	15 28
MEM_B_DQS_P<0>	MEM_750_VDD	MEM_DQS	15 28
MEM_B_DQS_N<0>	MEM_750_VDD	MEM_DQS	15 28
MEM_B_DQS_P<1>	MEM_750_VDD	MEM_DQS	15 28
MEM_B_DQS_N<1>	MEM_750_VDD	MEM_DQS	15 28
MEM_B_DQS_P<2>	MEM_750_VDD	MEM_DQS	15 28
MEM_B_DQS_N<2>	MEM_750_VDD	MEM_DQS	15 28
MEM_B_DQS_P<3>	MEM_750_VDD	MEM_DQS	15 28
MEM_B_DQS_N<3>	MEM_750_VDD	MEM_DQS	15 28
MEM_B_DQS_P<4>	MEM_750_VDD	MEM_DQS	15 28
MEM_B_DQS_N<4>	MEM_750_VDD	MEM_DQS	15 28
MEM_B_DQS_P<5>	MEM_750_VDD	MEM_DQS	15 28
MEM_B_DQS_N<5>	MEM_750_VDD	MEM_DQS	15 28
MEM_B_DQS_P<6>	MEM_750_VDD	MEM_DQS	15 28
MEM_B_DQS_N<6>	MEM_750_VDD	MEM_DQS	15 28
MEM_B_DQS_P<7>	MEM_750_VDD	MEM_DQS	15 28
MEM_B_DQS_N<7>	MEM_750_VDD	MEM_DQS	15 28
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP_VDD	16
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP_GND	16

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

<p>Apple Inc.</p>		<p>DRAWING NUMBER 051-7982 D</p>
<p>NOTICE OF PROPRIETARY PROPERTY:                  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:                  I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE                  II. NOT TO REPRODUCE OR COPY IT                  III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART                  IV. ALL RIGHTS RESERVED</p>		<p>REVISION C.0.0</p> <p>PAGE 101 OF 109</p> <p>SHEET SHEET</p>

8

7

6

5

4

3

2

1

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	+100_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF
CLK_PCIE_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	+3x_DIELECTRIC	?	PCIE	TOP_BOTTOM	+4x_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?				
MCP_PEX_COMP	*	8 MIL	?				

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.4

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
LVDS_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
MCP_PV_COMP	*	?	20 MIL	20 MIL	+STANDARD	+STANDARD	+STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	+3x_DIELECTRIC	?	DISPLAYPORT	TOP_BOTTOM	+4x_DIELECTRIC	?
LVDS	*	+3x_DIELECTRIC	?	LVDS	TOP_BOTTOM	+4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.  
 Displayport/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.  
 Displayport AUX CH intra-pair matching should be 5 ps. No relationship to other signals.  
 Max length of LVDS/Displayport/TMDS traces: 12 inches.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
SATA_90D_90D	*	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	+4x_DIELECTRIC	?	SATA	TOP_BOTTOM	+3x_DIELECTRIC	?
SATA_TEMP	*	8 MIL	?				

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	PCIE_90D	PCIE_90D	PCIE MINI 92D P	30
	PCIE_90D	PCIE_90D	PCIE MINI 92D N	30
	PCIE_90D_90D	PCIE_90D_90D	PCIE MINI 92D C P	17 30
	PCIE_90D_90D	PCIE_90D_90D	PCIE MINI 92D C N	17 30
	PCIE_90D_90D	PCIE_90D_90D	PCIE MINI 92B P	17 30
	PCIE_90D_90D	PCIE_90D_90D	PCIE MINI 92B N	17 30
	PCIE_90D	PCIE_90D	PCIE FW 92D P	
	PCIE_90D	PCIE_90D	PCIE FW 92D N	
	PCIE_90D_90D	PCIE_90D_90D	PCIE FW 92D C P	9 17
	PCIE_90D_90D	PCIE_90D_90D	PCIE FW 92D C N	9 17
	PCIE_90D_90D	PCIE_90D_90D	PCIE FW 92B P	9 17
	PCIE_90D_90D	PCIE_90D_90D	PCIE FW 92B N	9 17
	PCIE_90D_90D	PCIE_90D_90D	PCIE FW 92B C P	9 17
	PCIE_90D_90D	PCIE_90D_90D	PCIE FW 92B C N	9 17
	MCP_PEX_100D	CLK_PCIE_100D	PCIE CLK100M MINI P	17 30
	MCP_PEX_100D	CLK_PCIE_100D	PCIE CLK100M MINI N	17 30
	MCP_PEX_100D	CLK_PCIE_100D	PCIE CLK100M MINI CONN P	7 30
	MCP_PEX_100D	CLK_PCIE_100D	PCIE CLK100M MINI CONN N	7 30
	MCP_PEX_100D	CLK_PCIE_100D	PCIE CLK100M FC P	
	MCP_PEX_100D	CLK_PCIE_100D	PCIE CLK100M FC N	
	PCIE_90D	PCIE_90D	CONN PCIe MINI 92D P	7 30
	PCIE_90D	PCIE_90D	CONN PCIe MINI 92D N	7 30
	PCIE_90D	PCIE_90D	CONN PCIe MINI 92B P	7 30
	PCIE_90D	PCIE_90D	CONN PCIe MINI 92B N	7 30
	MCP_PEX_100D	MCP_PEX_100D	MCP PEX CLK COMP	17
	TMDS_IG_TXC	DP_100D	TMDS IG_TXC P	
	TMDS_IG_TXC	DP_100D	TMDS IG_TXC N	
	TMDS_IG_TXD	DP_100D	TMDS IG_TXD P#2_0	
	TMDS_IG_TXD	DP_100D	TMDS IG_TXD N#2_0	
	DP_ML	DP_100D	DP ML P#3_0	66 67
	DP_ML	DP_100D	DP ML C P#3_0	67
	DP_ML	DP_100D	DP ML N#3_0	66 67
	DP_ML	DP_100D	DP ML C N#3_0	67
	DP_AUX_CH	DP_100D	DP IG_AUX CH P	18 66
	DP_AUX_CH	DP_100D	DP IG_AUX CH N	18 66
	DP_AUX_CH_SW	DP_100D	DP_AUX CH_SW P	66
	DP_AUX_CH_SW	DP_100D	DP_AUX CH_SW N	66
	DP_AUX_CH_C_P	DP_100D	DP_AUX CH_C P	66 67
	DP_AUX_CH_C_N	DP_100D	DP_AUX CH_C N	66 67
	MCP_IPFAR_RESET	MCP_IPFAR_RESET	MCP IPFAR RESET	18 24
	MCP_IPFAR_VPROBE	MCP_IPFAR_VPROBE	MCP IPFAR VPROBE	18 24
	LVDS_IG_A_CLK	LVDS_100D	LVDS IG_A_CLK P	18 65
	LVDS_IG_A_CLK	LVDS_100D	LVDS IG_A_CLK P_P	7 65
	LVDS_IG_A_CLK	LVDS_100D	LVDS IG_A_CLK N	18 65
	LVDS_IG_A_CLK	LVDS_100D	LVDS IG_A_CLK P_N	7 65
	LVDS_IG_A_DATA	LVDS_100D	LVDS IG_A_DATA P#2_0	7 18 65
	LVDS_IG_A_DATA	LVDS_100D	LVDS IG_A_DATA N#2_0	7 18 65
	DP_ML_CONN	DP_100D	DP ML_CONN P#3_0	67
	DP_ML_CONN	DP_100D	DP ML_CONN N#3_0	67
	MCP_IPFAR_RESET	MCP_IPFAR_RESET	MCP IPFAR RESET	18 24
	MCP_IPFAR_VPROBE	MCP_IPFAR_VPROBE	MCP IPFAR VPROBE	18 24
	SATA_HDD_92D	SATA_90D_90D	SATA HDD 92D C P	20 34
	SATA_HDD_92D	SATA_90D_90D	SATA HDD 92D C N	20 34
	SATA_HDD_92D	SATA_90D_90D	SATA HDD 92D P	7 34
	SATA_HDD_92D	SATA_90D_90D	SATA HDD 92D N	7 34
	SATA_HDD_92D	SATA_90D_90D	SATA HDD 92D UP P	34
	SATA_HDD_92D	SATA_90D_90D	SATA HDD 92D UP N	34
	SATA_HDD_92B	SATA_90D_90D	SATA HDD 92B P	20 34
	SATA_HDD_92B	SATA_90D_90D	SATA HDD 92B N	20 34
	SATA_HDD_92B	SATA_90D_90D	SATA HDD 92B C P	7 34
	SATA_HDD_92B	SATA_90D_90D	SATA HDD 92B C N	7 34
	SATA_HDD_92B	SATA_90D_90D	SATA HDD 92B UP P	34
	SATA_HDD_92B	SATA_90D_90D	SATA HDD 92B UP N	34
	SATA_ODD_92D	SATA_100D	SATA ODD 92D C P	20 34
	SATA_ODD_92D	SATA_100D	SATA ODD 92D C N	20 34
	SATA_ODD_92D	SATA_100D	SATA ODD 92D P	7 34
	SATA_ODD_92D	SATA_100D	SATA ODD 92D N	7 34
	SATA_ODD_92D	SATA_100D	SATA ODD 92D UP P	34
	SATA_ODD_92D	SATA_100D	SATA ODD 92D UP N	34
	SATA_ODD_92B	SATA_100D	SATA ODD 92B P	20 34
	SATA_ODD_92B	SATA_100D	SATA ODD 92B N	20 34
	SATA_ODD_92B	SATA_100D	SATA ODD 92B C P	7 34
	SATA_ODD_92B	SATA_100D	SATA ODD 92B C N	7 34
	SATA_ODD_92B	SATA_100D	SATA ODD 92B UP P	34
	SATA_ODD_92B	SATA_100D	SATA ODD 92B UP N	34
	MCP_SATA_TEMP	MCP_SATA_TEMP	MCP SATA TEMP	20

SYNC MASTER=K24 MLB SYNC DATE=03/30/2009

MCP Constraints 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

051-7982 D

REVISION C.0.0

PAGE 102 OF 109

SHEET

OF <TOTAL DESIGN SHEETS>

8

7

6

5

4

3

2

1



PCI Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCI\_550 and CLK\_PCI\_550.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCI and CLK\_PCI.

SOURCE: MCF79 Interface DG (DG-03328-001\_v0d), Section 2.8.

LPC Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC\_550 and CLK\_LPC\_550.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK\_LPC.

SOURCE: MCF79 Interface DG (DG-03328-001\_v0d), Section 2.9.1.

USB 2.0 Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MCF\_USB\_921AS and USB\_90D.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB.

SOURCE: MCF79 Interface DG (DG-03328-001\_v0d), Section 2.10.1.

SMBus Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMB\_550.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

SOURCE: MCF79 Interface DG (DG-03328-001\_v0d), Section 2.11.1.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA\_550.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include HDA and MCF\_HDA\_COMP.

SOURCE: MCF79 Interface DG (DG-03328-001\_v0d), Section 2.12.1.

SIO Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK\_SLOW\_550.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK\_SLOW.

SOURCE: MCF79 Interface DG (DG-03328-001\_v0d), Section 2.13.

SPI Interface Constraints


Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPI\_550.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

SOURCE: MCF79 Interface DG (DG-03328-001\_v0d), Section 2.14.

Large table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, REF\_TYPE, and REF\_ID. Lists various signal constraints such as MCF\_DBGWD7\_0, PCI\_AD<23..8>, LPC\_AD<3..0>, etc.

Metadata block containing: SYNC MASTER=K24 MLB, SYNC DATE=04/06/2009, MCP Constraints 2, Apple Inc. logo, and a table with fields for DRAWING NUMBER (051-7982), REVISION (C.0.0), and SHEET (103 OF 109).



MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	+STANDARD	7.5 MIL	7.5 MIL	+STANDARD	+STANDARD	+STANDARD
ENET_MII_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	+111_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	ELECTRICAL	
MCP_MII_COMP_VDD	MCP_MII_COMP		MCP_MII_COMP_VDD 18
MCP_MII_COMP_GND	MCP_MII_COMP		MCP_MII_COMP_GND 18
MCP_CLK25M_BUF0_R	ENET_BUF0_CLK	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R 18 31
MCP_CLK25M_BUF0_L	ENET_BUF0_CLK	MCP_BUF0_CLK	MCP_CLK25M_BUF0_L 18 31
ENET_INT0_L	ENET_MII_550	ENET_MII	ENET_INT0_L 18 31
ENET_MDI0	ENET_MII_550	ENET_MII	ENET_MDI0 18 31
ENET_MD0	ENET_MII_550	ENET_MII	ENET_MD0 18 31
ENET_MD0N_L	ENET_MII_550	ENET_MII	ENET_MD0N_L 18 31
ENET_MD0N_R	ENET_MII_550	ENET_MII	ENET_MD0N_R 18 31
ENET_MD1	ENET_MII_100	ENET_MII	ENET_MD1 31 33
ENET_MD1N_L	ENET_MII_100	ENET_MII	ENET_MD1N_L 31 33
ENET_MD1N_R	ENET_MII_100	ENET_MII	ENET_MD1N_R 31 33
ENET_MD1N_TRAN	ENET_MII_100	ENET_MII	ENET_MD1N_TRAN 31 33

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

**Ethernet Constraints**

Apple Inc.

051-7982 D

REVISION C.0.0

BRANCH

PAGE 104 OF 109 SHEET

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

104 OF 109 SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

8 7 6 5 4 3 2 1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1701_DIFFPAIR	*	*STANDARD	*STANDARD	*STANDARD	*STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
SMC_SMB_A_S1_SCL	SMC_A01	SMC_A01	SMC_SMB_A_S1_SCL
SMC_SMB_A_S1_SDA	SMC_A01	SMC_A01	SMC_SMB_A_S1_SDA
SMC_SMB_B_S0_SCL	SMC_B00	SMC_B00	SMC_SMB_B_S0_SCL
SMC_SMB_B_S0_SDA	SMC_B00	SMC_B00	SMC_SMB_B_S0_SDA
SMC_SMB_C_S0_SCL	SMC_C00	SMC_C00	SMC_SMB_C_S0_SCL
SMC_SMB_C_S0_SDA	SMC_C00	SMC_C00	SMC_SMB_C_S0_SDA
SMC_SMB_D_S0_SCL	SMC_D00	SMC_D00	SMC_SMB_D_S0_SCL
SMC_SMB_D_S0_SDA	SMC_D00	SMC_D00	SMC_SMB_D_S0_SDA
SMC_SMB_E0A_SCL	SMC_E00	SMC_E00	SMC_SMB_E0A_SCL
SMC_SMB_E0A_SDA	SMC_E00	SMC_E00	SMC_SMB_E0A_SDA
SMC_SMB_E0B_SCL	SMC_E00	SMC_E00	SMC_SMB_E0B_SCL
SMC_SMB_E0B_SDA	SMC_E00	SMC_E00	SMC_SMB_E0B_SDA
SMC_SMB_MOUNT_SCL	SMC_T00	SMC_T00	SMC_SMB_MOUNT_SCL
SMC_SMB_MOUNT_SDA	SMC_T00	SMC_T00	SMC_SMB_MOUNT_SDA


SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
CHGR_C01	CHGR_C01	CHGR_C01	CHGR_C01_P
CHGR_C02	CHGR_C02	CHGR_C02	CHGR_C02_M
CHGR_C03	CHGR_C03	CHGR_C03	CHGR_C03_P
CHGR_C04	CHGR_C04	CHGR_C04	CHGR_C04_M

D  
C  
B  
A


D  
C  
B  
A

8 7 6 5 4 3 2 1

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
<b>SMC Constraints</b>			
 Apple Inc.		DRAWING NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BIBANCH	PAGE 106 OF 109
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

A

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DIFFPAIR	*	*STANDARD	*STANDARD	*STANDARD	*STANDARD	0.1 MM	0.1 MM

K84 SENSOR NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	DRAGGED
CHSR_CSD_R_P	CHSR_CSD_R_P		56
CHSR_CSD_R_N	CHSR_CSD_R_N		56
CPUTRMSNS_D2_P	CPUTRMSNS_D2_P		42
CPUTRMSNS_D2_N	CPUTRMSNS_D2_N		42
CPU_THERMD_P	CPU_THERMD_P		10 42
CPU_THERMD_N	CPU_THERMD_N		10 42
ISNS_CP1V1T_P	ISNS_CP1V1T_P		41
ISNS_CP1V1T_N	ISNS_CP1V1T_N		41
ISNS_MDD_P	ISNS_MDD_P		34 47
ISNS_MDD_N	ISNS_MDD_N		34 47
ISNS_MDD_R_P	ISNS_MDD_R_P		47
ISNS_MDD_R_N	ISNS_MDD_R_N		47
MCPTRMSNS_D2_P	MCPTRMSNS_D2_P		42
MCPTRMSNS_D2_N	MCPTRMSNS_D2_N		42
MCP_THERMIDR_P	MCP_THERMIDR_P		21 42
MCP_THERMIDR_N	MCP_THERMIDR_N		21 42
ISNS_ODD_P	ISNS_ODD_P		34 47
ISNS_ODD_N	ISNS_ODD_N		34 47
ISNS_ODD_R_P	ISNS_ODD_R_P		47
ISNS_ODD_R_N	ISNS_ODD_R_N		47
ISNS_AIRPORT_P	ISNS_AIRPORT_P		30 47
ISNS_AIRPORT_N	ISNS_AIRPORT_N		30 47
ISNS_AIRPORT_R_P	ISNS_AIRPORT_R_P		47
ISNS_AIRPORT_R_N	ISNS_AIRPORT_R_N		47
ISNS_IVS_81_P	ISNS_IVS_81_P		47 58
ISNS_IVS_81_N	ISNS_IVS_81_N		47 58
ISNS_IVS_81_R_P	ISNS_IVS_81_R_P		47
ISNS_IVS_81_R_N	ISNS_IVS_81_R_N		47
ISNS_LCIBKIT_P	ISNS_LCIBKIT_P		47 58
ISNS_LCIBKIT_N	ISNS_LCIBKIT_N		47 58

SYNC MASTER=K24 MLB SYNC DATE=01/19/2009

**K84 SPECIAL CONSTRAINTS**

Apple Inc. 051-7982 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

107 OF 109 SHEETS

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

K84 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, 10L2, 10L3, 10L4, 10L5, 10L6, 10L7, 10L8, 10L9, 10L10, 10L11, BOTTOM				NO_TYPER, BGA_P10M				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
DEFAULT	*	Y	=<BGA_OHM_SE	0.100MM	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.115 MM	0.115 MM			
50_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.100 MM			
40_OHM_SE	*	Y	0.126 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
274_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
274_OHM_SE	*	Y	0.222 MM	0.222 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	10L3, 10L4, 10L5, 10L6	Y	0.151 MM	0.100 MM		0.224 MM	0.224 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.100 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	10L3, 10L4, 10L5, 10L6	Y	0.095 MM	0.095 MM		0.234 MM	0.234 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.112 MM	0.112 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	10L3, 10L4, 10L5, 10L6	Y	0.075 MM	0.075 MM		0.244 MM	0.244 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
100_OHM_DIFF_HSD	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF_HSD	10L3, 10L4, 10L5, 10L6	Y	0.083 MM	0.083 MM		0.400 MM	0.400 MM
100_OHM_DIFF_HSD	TOP, BOTTOM	Y	0.095 MM	0.095 MM		0.400 MM	0.400 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	10L3, 10L4, 10L5, 10L6	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
111_DIFPPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P10M	*	=DEFAULT	?
BGA_P20M	*	=DEFAULT	?
BGA_P30M	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	TOP, BOTTOM	0.140 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.210 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.280 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.350 MM	?
2X_DIELECTRIC	*	0.126 MM	?
3X_DIELECTRIC	*	0.189 MM	?
4X_DIELECTRIC	*	0.252 MM	?
5X_DIELECTRIC	*	0.315 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P10M	BGA_P10M
MEM_CLK	*	BGA_P10M	BGA_P10M
CLK_PSB	*	BGA_P10M	BGA_P10M
CLK_LPC	*	BGA_P10M	BGA_P10M
CLK_PCI	*	BGA_P10M	BGA_P10M
CLK_PCIE	*	BGA_P10M	BGA_P10M
CLK_SLOW	*	BGA_P10M	BGA_P10M
FSB_D0T6	FSB_D0T6	BGA_P10M	BGA_P10M

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_400	BGA_P10M	STANDARD
MEM_400_VDD	BGA_P10M	STANDARD

SYNC MASTER=K24 MLB SYNC DATE=01/19/2009

K84 RULE DEFINITIONS

Apple Inc.  
 DRAWING NUMBER: 051-7982 D  
 REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED  
 PAGE: 109 OF 109  
 SHEET: <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

D

D

C

C

B

B

A

A