

SCHEM, CORNHOLE, K19

PVT 04/24/2009

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
?		?	?	DATE	DATE

Page	Contents	Sync	Date
1	Table of Contents	DDR	12/05/2008
2	System Block Diagram	T18_MLB	12/12/2007
3	Power Block Diagram	T18_MLB	12/12/2007
4	Power Block Diagram	N/A	N/A
5	BOM Configuration	DDR	12/18/2008
6	JTAG Scan Chain	DDR	07/22/2008
7	Functional / ICT Test	N/A	N/A
8	Power Aliases	(MASTER)	(MASTER)
9	Signal Aliases	(MASTER)	(MASTER)
10	CPU FSB	M98_MLB	11/12/2008
11	CPU Power & Ground	M98_MLB	11/12/2008
12	CPU Decoupling & VID	M87_MLB	10/17/2007
13	eXtended Debug Port(MiniXDP)	M98_MLB	11/12/2008
14	MCP CPU Interface	T18_MLB	12/12/2008
15	MCP Memory Interface	T18_MLB	12/12/2008
16	MCP Memory Misc	T18_MLB	12/12/2008
17	MCP PCIe Interfaces	T18_MLB	04/04/2008
18	MCP Ethernet & Graphics	T18_MLB	12/12/2008
19	MCP PCI & LPC	T18_MLB	12/12/2008
20	MCP SATA & USB	T18_MLB	12/12/2008
21	MCP HDA & MISC	T18_MLB	12/12/2008
22	MCP Power & Ground	T18_MLB	12/12/2008
23	MCP79 A01 Silicon Support	T18_MLB	03/31/2008
24	MCP Standard Decoupling	T18_MLB	06/18/2008
25	MCP Graphics Support	AMASON_M98_MLB	06/18/2008
26	SB Misc	DDR	12/15/2008
27	FSB/DDR3/FRAMEBUF Vref Margining	DDR	12/05/2008
28	DDR3 SO-DIMM Connector A	DDR	07/22/2008
29	DDR3 SO-DIMM Connector B	DDR	07/22/2008
30	DDR3 Support	T18_MLB	12/12/2008
31	Right Clutch Connector	MUXGFX	12/08/2008
32	SECUREDIGITAL CARD READER	MEMURI	01/30/2009
33	Ethernet PHY (RTL8211CL)	SUMA_M98_MLB	07/01/2008
34	Ethernet & AirPort Support	SUMA_M98_MLB	07/01/2008
35	Ethernet Connector	AMASON_M98_MLB	12/16/2008
36	FireWire LLC/PHY (FW643)	SENSOR	08/14/2008
37	FireWire Port Power	YUN_K19_MLB	12/22/2008
38	FireWire Ports	SENSOR	08/14/2008
39	SATA Connectors	PWRSQNC	12/04/2008
40	External USB Connectors	M98_MLB	11/14/2008
41	Front Flex Support	PWRSQNC	12/04/2008
42	SMC	T18_MLB	12/12/2008
43	SMC Support	DDR	12/19/2008
44	LPC+SPI Debug Connector	CHANGZHANG	05/09/2008
45	K19 SMBUS CONNECTIONS	DDR	12/19/2008

Page	Contents	Sync	Date
46	Current & Voltage Sensing	SENSOR	08/14/2008
47	Current Sensing	YUN_K19_MLB	12/10/2008
48	Thermal Sensors	YUN_K19_MLB	12/22/2008
49	Fan Connectors	M87_MLB	10/17/2007
50	WELLSRING 1	AMASON_M98_MLB	06/18/2008
51	WELLSRING 2	PWRSQNC	01/05/2009
52	Sudden Motion Sensor (SMS)	SENSOR	08/14/2008
53	DEBUG SENSORS AND ADC	DDR	12/19/2008
54	SPI ROM	CHANG_M98_MLB	07/01/2008
55	AUDIO: CODEC/REGULATOR	AUDIO	03/16/2009
56	AUDIO: LINE INPUT FILTER	AUDIO	03/16/2009
57	AUDIO: HEADPHONE FILTER	AUDIO	03/16/2009
58	AUDIO: SPEAKER AMP	AUDIO	03/16/2009
59	AUDIO: JACKS	AUDIO	03/16/2009
60	AUDIO: JACK TRANSLATORS	AUDIO	03/16/2009
61	DC-In & Battery Connectors	YUN_K19_MLB	12/16/2008
62	PBus Supply & Battery Charger	M99_MLB	12/10/2007
63	IMVP6 CPU VCore Regulator	M87_MLB	10/17/2007
64	5V / 3.3V Power Supply	PWRSQNC	12/17/2008
65	1.5V DDR3 Supply	DDR	12/05/2008
66	MCP CORE REGULATOR	M98_MLB	11/14/2008
67	CPU VTT / 1V05 S0 Power Supply	M99_MLB	12/14/2007
68	Misc Power Supplies	M99_MLB	12/14/2007
69	Power Control	PWRSQNC	12/17/2008
70	Power FETs	DDR	12/05/2008
71	NV G96 PCI-E	MUXGFX	07/10/2008
72	NV G96 Core/FB Power	MUXGFX	07/10/2008
73	NV G96 Frame Buffer I/F	MUXGFX	07/10/2008
74	GDDR3 Frame Buffer A (Top)	MUXGFX	07/10/2008
75	GDDR3 Frame Buffer B (Top)	MUXGFX	07/10/2008
76	NV G96 GPIO/MIO/Misc	MUXGFX	07/10/2008
77	G96 GPIOs & Straps	MUXGFX	07/09/2008
78	NV G96 Video Interfaces	MUXGFX	07/10/2008
79	GPU (G96) CORE SUPPLY	M87_MLB	10/17/2007
80	LVDS Display Connector	DDR	12/19/2008
81	Muxed Graphics Support	AMASON_M98_MLB	12/05/2008
82	DisplayPort Connector	MUXGFX	07/10/2008
83	1.1V / 1V8 FB Power Supply	MUXGFX	07/10/2008
84	Graphics MUX (GMUX)	MUXGFX	07/10/2008
85	LCD BACKLIGHT DRIVER	DDR	12/12/2008
86	LCD Backlight Support	YITE_M98_MLB	07/02/2008
87	Misc Power Supplies	MUXGFX	02/01/2008
88	CPU/FSB Constraints	MUXGFX	02/18/2008
89	Memory Constraints	MUXGFX	02/18/2008
90	MCP Constraints 1	MUXGFX	02/18/2008

Page	Contents	Sync	Date
91	MCP Constraints 2	MUXGFX	02/18/2008
92	Ethernet Constraints	MUXGFX	02/18/2008
93	FireWire Constraints	MUXGFX	02/18/2008
94	SMC Constraints	MUXGFX	02/18/2008
95	GPU (G96) CONSTRAINTS	MUXGFX	02/18/2008
96	Project Specific Constraints	MUXGFX	02/21/2008
97	PCB Rule Definitions	M99_MLB	01/22/2008


ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7892	1	SCHEM,CORNHOLE,K19	SCH	CRITICAL	
820-2523	1	PCBF,CORNHOLE,K19	PCB	CRITICAL	

DRAWING TITLE: SCHEM, CORNHOLE, K19
 LAST_MODIFIED: Fri Apr 24 15:23:24 2009

DIMENSIONS ARE IN MILLIMETERS XX : _____ X.XX : _____ X.XXX : _____ ANGLES : _____ DO NOT SCALE DRAWING THIRD ANGLE PROJECTION	METRIC	APPLE INC. NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																				
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td>DRAPTR</td> <td>DESIGN CK</td> </tr> <tr> <td>ENG APPD</td> <td>MFG APPD</td> </tr> <tr> <td>QA APPD</td> <td>DESIGNER</td> </tr> <tr> <td>RELEASE</td> <td>SCALE</td> </tr> </table>	DRAPTR	DESIGN CK	ENG APPD	MFG APPD	QA APPD	DESIGNER	RELEASE	SCALE	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td>MATERIAL/FINISH NOTED AS APPLICABLE</td> <td>SIZE D</td> </tr> </table>	MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td colspan="2" style="text-align: center;">TITLE</td> </tr> <tr> <td colspan="2" style="text-align: center;">SCHEM, MBP 15MLB</td> </tr> <tr> <td>DRAWING NUMBER</td> <td>REV.</td> </tr> <tr> <td style="text-align: center;">051-7892</td> <td style="text-align: center;">A.0.0</td> </tr> <tr> <td colspan="2" style="text-align: right;">SHT 1 OF 97</td> </tr> </table>	TITLE		SCHEM, MBP 15MLB		DRAWING NUMBER	REV.	051-7892	A.0.0	SHT 1 OF 97	
DRAPTR	DESIGN CK																					
ENG APPD	MFG APPD																					
QA APPD	DESIGNER																					
RELEASE	SCALE																					
MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D																					
TITLE																						
SCHEM, MBP 15MLB																						
DRAWING NUMBER	REV.																					
051-7892	A.0.0																					
SHT 1 OF 97																						



System Block Diagram

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEET 2	OF 97

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6


5

4


3

2

1

Power Block Diagram		
SYNC_MASTER=N/A		SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
 APPLE INC.	SIZE	DRAWING NUMBER
	D	051-7892
SCALE	SHT	REV.
NONE	4 OF 97	A.0.0

1.05V TO 3.3V LEVEL TRANSLATOR (M98: ON ICT FIXTURE)



JTAG Scan Chain

SYNC_MASTER=DOR SYNC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	6		

Functional Test Points



ICT Test Points

Pin	Test Point Name	Value	Property
55	NC AUD LO1 N L	NC AUD LO1 N L	MAKE_BASE=TRUE TRUE
55	NC AUD LO1 P L	NC AUD LO1 P L	MAKE_BASE=TRUE TRUE
20	NC USB 10N	NC USB 10N	MAKE_BASE=TRUE TRUE
20	NC USB 10P	NC USB 10P	MAKE_BASE=TRUE TRUE
18	NC ENET INTR L	NC ENET INTR L	MAKE_BASE=TRUE TRUE
18	NC ENET PWRDWN L	NC ENET PWRDWN L	MAKE_BASE=TRUE TRUE
19	NC LPC DRQ0 L	NC LPC DRQ0 L	MAKE_BASE=TRUE TRUE
16	TP MEM A CKE<3..2>	NC MEM A CKE<3..2>	MAKE_BASE=TRUE TRUE
15	NC MEM A CLK2N	NC MEM A CLK2N	MAKE_BASE=TRUE TRUE
16	NC MEM A CLK3N	NC MEM A CLK3N	MAKE_BASE=TRUE TRUE
16	NC MEM A CLK4P	NC MEM A CLK4P	MAKE_BASE=TRUE TRUE
16	NC MEM A CLK4N	NC MEM A CLK4N	MAKE_BASE=TRUE TRUE
16	NC MEM A CS L<3>	NC MEM A CS L<3>	MAKE_BASE=TRUE TRUE
16	TP MEM A ODT<3..2>	NC MEM A ODT<3..2>	MAKE_BASE=TRUE TRUE
16	NC MEM B CKE<2>	NC MEM B CKE<2>	MAKE_BASE=TRUE TRUE
16	NC MEM B CLK3P	NC MEM B CLK3P	MAKE_BASE=TRUE TRUE
16	NC MEM B CLK4N	NC MEM B CLK4N	MAKE_BASE=TRUE TRUE
16	NC MEM B CLK4P	NC MEM B CLK4P	MAKE_BASE=TRUE TRUE
16	NC MEM B CLK5N	NC MEM B CLK5N	MAKE_BASE=TRUE TRUE
16	NC MEM B ODT<2>	NC MEM B ODT<2>	MAKE_BASE=TRUE TRUE
16	NC MLB RAM SIZE	NC MLB RAM SIZE	MAKE_BASE=TRUE TRUE
21	NC P7 7	NC P7 7	MAKE_BASE=TRUE TRUE
10	TP PCI AD<31..8>	NC PCI AD<31..8>	MAKE_BASE=TRUE TRUE
19	TP PCI C BE L<3..0>	NC PCI C BE L<3..0>	MAKE_BASE=TRUE TRUE
19	NC PCI CLK0	NC PCI CLK0	MAKE_BASE=TRUE TRUE
19	NC PCI CLK1	NC PCI CLK1	MAKE_BASE=TRUE TRUE
19	NC PCI DEVSEL L	NC PCI DEVSEL L	MAKE_BASE=TRUE TRUE
19	NC PCI FRAME L	NC PCI FRAME L	MAKE_BASE=TRUE TRUE
19	NC PCI GNT0 L	NC PCI GNT0 L	MAKE_BASE=TRUE TRUE
19	NC PCI GNT1 L	NC PCI GNT1 L	MAKE_BASE=TRUE TRUE
19	NC PCI INTW L	NC PCI INTW L	MAKE_BASE=TRUE TRUE
19	NC PCI INTX L	NC PCI INTX L	MAKE_BASE=TRUE TRUE
19	NC PCI INTZ L	NC PCI INTZ L	MAKE_BASE=TRUE TRUE
19	NC PCI IRDY L	NC PCI IRDY L	MAKE_BASE=TRUE TRUE
19	NC PCI PERR L	NC PCI PERR L	MAKE_BASE=TRUE TRUE
19	NC PCI RESET1 L	NC PCI RESET1 L	MAKE_BASE=TRUE TRUE
19	NC PCI SERR L	NC PCI SERR L	MAKE_BASE=TRUE TRUE
19	NC PCI STOP L	NC PCI STOP L	MAKE_BASE=TRUE TRUE
19	NC PCI TRDY L	NC PCI TRDY L	MAKE_BASE=TRUE TRUE
17	NC PCIE CLK100M PE4N	NC PCIE CLK100M PE4N	MAKE_BASE=TRUE TRUE
17	NC PCIE CLK100M PE4P	NC PCIE CLK100M PE4P	MAKE_BASE=TRUE TRUE
17	NC PCIE CLK100M PE5N	NC PCIE CLK100M PE5N	MAKE_BASE=TRUE TRUE
17	NC PCIE CLK100M PE5P	NC PCIE CLK100M PE5P	MAKE_BASE=TRUE TRUE
17	NC PCIE CLK100M PE6P	NC PCIE CLK100M PE6P	MAKE_BASE=TRUE TRUE
17	NC PCIE PE4 D2RN	NC PCIE PE4 D2RN	MAKE_BASE=TRUE TRUE
17	NC PCIE PE4 R2D CN	NC PCIE PE4 R2D CN	MAKE_BASE=TRUE TRUE
17	NC PE4 PRSNT L	NC PE4 PRSNT L	MAKE_BASE=TRUE TRUE
17	NC PSOC P1 3	NC PSOC P1 3	MAKE_BASE=TRUE TRUE
17	NC PSOC SDA	NC PSOC SDA	MAKE_BASE=TRUE TRUE
20	NC SATA C D2RP	NC SATA C D2RP	MAKE_BASE=TRUE TRUE
20	NC SATA C R2D CN	NC SATA C R2D CN	MAKE_BASE=TRUE TRUE
20	NC SATA C R2D CP	NC SATA C R2D CP	MAKE_BASE=TRUE TRUE
20	NC SATA D D2RN	NC SATA D D2RN	MAKE_BASE=TRUE TRUE
20	NC SATA D D2RP	NC SATA D D2RP	MAKE_BASE=TRUE TRUE
21	NC SB A20GATE	NC SB A20GATE	MAKE_BASE=TRUE TRUE

Note:
NO_TEST properties are also on page9,26,43,50

NO_TEST


TRUE	FSB A L<31..3>	10 14 88
TRUE	FSB ADS L	10 14 88
TRUE	FSB ADSTB L<1..0>	10 14 88
TRUE	FSB D L<63..0>	10 14 88
TRUE	FSB DINV L<3..0>	10 14 88
TRUE	FSB DSTB L N<3..0>	10 14 88
TRUE	FSB DSTB L P<3..0>	10 14 88
TRUE	FSB HIT L	10 14 88
TRUE	FSB HITM L	10 14 88
TRUE	FSB LOCK L	10 14 88
TRUE	USB BT N	20 31 91
TRUE	USB BT P	20 31 91
TRUE	USB CAMERA N	20 31 91
TRUE	USB CAMERA P	20 31 91
TRUE	SATA ODD D2R UF N	39 96
TRUE	SATA ODD D2R UF P	39 96
TRUE	DP ML C P<3..0>	82 95

Functional / ICT Test


SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	7	97



Power Aliases		
SYNC_MASTER=(MASTER)		SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEET 8	OF 97



Thermal Module Holes




Frame Holes




Extra FSB Pull-ups


Exist in MRB but not Intel designs. Here for CYA.
If found to be necessary, will move to page14.csa




Bosses



MCP79 PCIe PRSNT# Straps



Digital Ground




Signal Aliases

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



LAYOUT NOTE:
 COMP0,2 CONNECT WITH ZO=27.4OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMP1,3 CONNECT WITH ZO=55OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".

CPU FSB


SYNC_MASTER=M98_MLB SYNC_DATE=11/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	10		



(CPU CORE POWER)

PPVCORE_S0_CPU 7 8 11 12 46 63

Standard Voltage:

- 44.0 A (Design Target)
- 41.0 A (HFM)
- 30.4 A (LFM)
- 25.5 A (SuperLFM)
- 27.4 A (Auto-Halt/Stop-Grant HFM)
- 17.0 A (Auto-Halt/Stop-Grant SuperLFM)
- 27.4 A (Sleep HFM)
- 16.8 A (Sleep SuperLFM)
- 25.0 A (Deep Sleep HFM)
- 16.0 A (Deep Sleep SuperLFM)
- 11.5 A (Deeper Sleep)
- 9.4 A (Enhanced Deeper Sleep)

Low Voltage:

- 23.0 A (Design Target)
- 21.0 A (HFM)
- 18.7 A (LFM)
- TBD A (SuperLFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant SuperLFM)
- TBD A (Sleep HFM)
- TBD A (Sleep SuperLFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep SuperLFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

Ultra Low Voltage:

- 17.0 A (Design Target)
- TBD A (HFM)
- TBD A (LFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant LFM)
- TBD A (Sleep HFM)
- TBD A (Sleep SuperLFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep LFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

(CPU IO POWER 1.05V)

PPCPUVTT_S0 5 7 8 10 12 13 14 17 18 20 22

- 4500 mA (before VCC stable)
- 2500 mA (after VCC stable)

(CPU INTERNAL PLL POWER 1.5V)



PP1V8R1V5_S0_FET 7 8 12 16 24 28 29 39 68 69

130 mA

- VID0 AD6 CPU VID<0>
- VID1 AF5 CPU VID<1>
- VID2 AE5 CPU VID<2>
- VID3 AF4 CPU VID<3>
- VID4 AE3 CPU VID<4>
- VID5 AF3 CPU VID<5>
- VID6 AE2 CPU VID<6>

VCCSENSE AF7 CPU VCCSENSE P

VSSSENSE AE7 CPU VCCSENSE N




CPU Power & Ground

SYNC_MASTER=M98_MLB SYNC_DATE=11/12/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	11		

Current numbers from Merom for Santa Rosa EMTS, doc #22221.



CPU Decoupling & VID

SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	12	97	

8

7

6

5

4

3


2

1

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0620 adapter board to support CPU, MCP debugging.

MCP79-specific pinout



← Direction of XDP module
Please avoid any obstructions on even-numbered side of J1300

eXtended Debug Port (MiniXDP)
SYNC_MASTER=M98_MLB SYNC_DATE=11/12/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT		OF
NONE	13		97

8

7

6


5

4

3

2

1




Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP CPU Interface
 SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER		REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97






MCP Memory Interface

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEET 15	OF 97




Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Memory Misc
 SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	16		



MCP PCIe Interfaces

SYNC_MASTER=TI8_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER	REV.
	D 051-7892	A.0.0
SCALE	SHT	OF
NONE	17	97



Network Interface Select

Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable:
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable:
Okay to float all TV_DAC signals.
Okay to float XTALIN_TV and XTALOUT_TV.
DDC_CLK0/DDC_DATA0 pull-ups still required.

Interface Mode

MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
NOTE: 20K pull-down required on DP_HPD_DET.
NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IFPx at 1.8V
Dual-channel TMDS: Power +VDD_IFPx at 3.3V

GPIOs 57-59 (if LCD panel is used):
In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
Alias to DVI_HPD for systems using IFP for DVI.
Alias to GMUX_INT for systems with GMUX.
Alias to HPLUG_DET2 for other systems.
Pull-down (20k) required in all cases.

WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases


MCP Ethernet & Graphics

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	18		



MCP PCI & LPC

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEET 19	OF 97




If all SATA_Ax & Bx pins are not used, ground DVDD0_SATA and AVDD0_SATA.
 If all SATA_Cx pins are not used, ground DVDD1_SATA and AVDD1_SATA.

MCP SATA & USB			
SYNC_MASTER=T18_MLB		SYNC_DATE=12/12/2008	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEET 20	OF 97

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
 NOTE: MCP79 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF_SIO_CLK Frequency



Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps
 For EMI Reduction on HDA interface



MCP HDA & MISC

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	OF
		21	97

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



OMIT

U1400
MCP79-TOPO-B
BGA
(11 OF 11)

- | | | |
|------|--------|------|
| AH26 | GND161 | AV40 |
| AH33 | GND162 | BA1 |
| AH34 | GND163 | BA4 |
| AH37 | GND164 | AW31 |
| AH38 | GND165 | AY6 |
| AJ39 | GND166 | L35 |
| AJ8 | GND167 | BC33 |
| AK10 | GND168 | BC37 |
| AK33 | GND169 | BC41 |
| AK34 | GND170 | AY14 |
| AK37 | GND171 | BC5 |
| AK4 | GND172 | C2 |
| AK40 | GND173 | D10 |
| AL36 | GND174 | D14 |
| AL40 | GND175 | D15 |
| AL5 | GND176 | D18 |
| AM10 | GND177 | D19 |
| AM16 | GND178 | D22 |
| AM18 | GND179 | D23 |
| AM20 | GND180 | D26 |
| AM22 | GND181 | D30 |
| AM24 | GND182 | D37 |
| AM26 | GND183 | D6 |
| AM30 | GND184 | E13 |
| AM34 | GND185 | E17 |
| AM35 | GND186 | E21 |
| AM37 | GND187 | E25 |
| AM38 | GND188 | E29 |
| AM5 | GND189 | E33 |
| AM6 | GND190 | F12 |
| AM7 | GND191 | F16 |
| AM9 | GND192 | F32 |
| AP26 | GND193 | F8 |
| AN28 | GND194 | G10 |
| AN30 | GND195 | G12 |
| AN39 | GND196 | G14 |
| AN4 | GND197 | G16 |
| Y7 | GND198 | BC12 |
| AP10 | GND199 | G22 |
| AU26 | GND200 | G24 |
| AP14 | GND201 | AW20 |
| AU14 | GND202 | G34 |
| AP28 | GND203 | G4 |
| AP32 | GND204 | G43 |
| AP34 | GND205 | G6 |
| AP36 | GND206 | G8 |
| AP37 | GND207 | H11 |
| AP4 | GND208 | H15 |
| AP40 | GND209 | AW35 |
| AP7 | GND210 | H23 |
| AW23 | GND211 | AN8 |
| AR28 | GND212 | G40 |
| AR32 | GND213 | J12 |
| AR40 | GND214 | J8 |
| AT10 | GND215 | K10 |
| AR12 | GND216 | K12 |
| AT13 | GND217 | K18 |
| AT29 | GND218 | K26 |
| AT33 | GND219 | K37 |
| AT6 | GND220 | K4 |
| AT7 | GND221 | K40 |
| AT9 | GND222 | K8 |
| AY21 | GND223 | AU1 |
| AY22 | GND224 | L40 |
| L12 | GND225 | L43 |
| AU12 | GND226 | L5 |
| AU28 | GND227 | M10 |
| AP33 | GND228 | M34 |
| AU32 | GND229 | M35 |
| AR30 | GND230 | M37 |
| AU36 | GND231 | Y28 |
| AU38 | GND232 | Y33 |
| AU4 | GND233 | Y34 |
| G28 | GND234 | Y35 |
| F20 | GND235 | Y37 |
| AV28 | GND236 | Y38 |
| AV32 | GND237 | AB17 |
| AV36 | GND238 | AB16 |
| AV4 | GND239 | AN26 |
| AV7 | GND240 | AD7 |
| AW11 | GND241 | M11 |
| G20 | GND242 | AA4 |
| AR43 | GND243 | AB19 |
| AW43 | GND244 | AY13 |
| AY10 | GND245 | P11 |
| AV12 | GND246 | Y6 |
| AY30 | GND247 | T11 |
| AY33 | GND248 | V11 |
| AY34 | GND249 | Y11 |
| AY37 | GND250 | AH16 |
| AY38 | GND251 | T22 |
| AY41 | GND252 | |

GND

OMIT

U1400
MCP79-TOPO-B
BGA
(10 OF 11)

- | | |
|------|-------------|
| AA25 | +VDD_CORE1 |
| AC23 | +VDD_CORE2 |
| U25 | +VDD_CORE3 |
| AH12 | +VDD_CORE4 |
| AG10 | +VDD_CORE5 |
| AG5 | +VDD_CORE6 |
| Y21 | +VDD_CORE7 |
| Y23 | +VDD_CORE8 |
| AA16 | +VDD_CORE9 |
| AA26 | +VDD_CORE10 |
| AA27 | +VDD_CORE11 |
| AA28 | +VDD_CORE12 |
| AC16 | +VDD_CORE13 |
| AC17 | +VDD_CORE14 |
| AC18 | +VDD_CORE15 |
| AC19 | +VDD_CORE16 |
| AC20 | +VDD_CORE17 |
| AC21 | +VDD_CORE18 |
| AA17 | +VDD_CORE19 |
| AC24 | +VDD_CORE20 |
| AC25 | +VDD_CORE21 |
| AC26 | +VDD_CORE22 |
| AC27 | +VDD_CORE23 |
| AC28 | +VDD_CORE24 |
| AD21 | +VDD_CORE25 |
| AD23 | +VDD_CORE26 |
| W27 | +VDD_CORE27 |
| V25 | +VDD_CORE28 |
| AA18 | +VDD_CORE29 |
| AE19 | +VDD_CORE30 |
| AE21 | +VDD_CORE31 |
| AE23 | +VDD_CORE32 |
| AE25 | +VDD_CORE33 |
| AE26 | +VDD_CORE34 |
| AE27 | +VDD_CORE35 |
| AE28 | +VDD_CORE36 |
| AF10 | +VDD_CORE37 |
| AF11 | +VDD_CORE38 |
| AA19 | +VDD_CORE39 |
| AF2 | +VDD_CORE40 |
| AF21 | +VDD_CORE41 |
| AF23 | +VDD_CORE42 |
| AF25 | +VDD_CORE43 |
| AF3 | +VDD_CORE44 |
| AF4 | +VDD_CORE45 |
| AF7 | +VDD_CORE46 |
| AH23 | +VDD_CORE47 |
| AF9 | +VDD_CORE48 |
| AA20 | +VDD_CORE49 |
| AG11 | +VDD_CORE50 |
| AG12 | +VDD_CORE51 |
| AG21 | +VDD_CORE52 |
| AG23 | +VDD_CORE53 |
| AG25 | +VDD_CORE54 |
| AG3 | +VDD_CORE55 |
| AG4 | +VDD_CORE56 |
| AA21 | +VDD_CORE57 |
| AG6 | +VDD_CORE58 |
| AG7 | +VDD_CORE59 |
| AG8 | +VDD_CORE60 |
| AG9 | +VDD_CORE61 |
| AH1 | +VDD_CORE62 |
| AH10 | +VDD_CORE63 |
| AH11 | +VDD_CORE64 |
| W26 | +VDD_CORE65 |
| AH2 | +VDD_CORE66 |
| AA23 | +VDD_CORE67 |
| W28 | +VDD_CORE68 |
| AH25 | +VDD_CORE69 |
| AH21 | +VDD_CORE70 |
| AH3 | +VDD_CORE71 |
| AH4 | +VDD_CORE72 |
| AH5 | +VDD_CORE73 |
| AH6 | +VDD_CORE74 |
| AH7 | +VDD_CORE75 |
| AH9 | +VDD_CORE76 |
| AA24 | +VDD_CORE77 |
| W21 | +VDD_CORE78 |
| W23 | +VDD_CORE79 |
| W25 | +VDD_CORE80 |
| AF12 | +VDD_CORE81 |

POWER

PPV3V3_S0
23065 mA (A01, 1.2V)
16996 mA (A01, 1.0V)

PP3V42_G3H
10 uA (G3)
80 uA (S0)

PPCPUVTT_S0
1139 mA
1182 mA (A01)

+VTT_CPUCLK 43 mA

PP3V3_S0
450 mA (A01)

+3.3V_1 AD10
+3.3V_2 AB8
+3.3V_3 AB10
+3.3V_4 AD9
+3.3V_5 Y10
+3.3V_6 AB11
+3.3V_7 AAB
+3.3V_8 Y9

PP3V3_S5
266 mA (A01)

+3.3V_DUAL1 G18
+3.3V_DUAL2 H19
+3.3V_DUAL3 J20
+3.3V_DUAL4 K20

+3.3V_DUAL_USB1 G26
+3.3V_DUAL_USB2 H27
+3.3V_DUAL_USB3 J28
+3.3V_DUAL_USB4 K28

PP1V2R1V05_S5
105 mA (A01)

+VDD_AUXK1 T21
+VDD_AUXK2 U21
+VDD_AUXK3 V21

MCP Power & Ground
SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	22		

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6


5


4

3

2

1

MCP79 A01 Silicon Support		
SYNC_MASTER=T18_MLB		SYNC_DATE=03/31/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
 APPLE INC.	SIZE	REV.
	D	A.0.0
SCALE	SHT	OF
NONE	23	97



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Standard Decoupling
 SYNC_MASTER=T18_MLB SYNC_DATE=06/18/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SCALE NONE	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SHEET 24		OF 97




WF: Checklist says 0-ohm resistor placeholder for ferrite bead.

87 84 70 69 55 18 8 7
PP1V8_S0
190 mA (A01, 1.8V)


NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
Apple: 1x 2.2uF 0402 (2.2 uF)




18 17 14 13 12 11 10 9 8 7 6 5 4 3 2 1
PPCPUVTT_S0
95 mA (A01)



90 18 MCP HDMI RSET
90 18 MCP HDMI VPROBE




90 18 MCP IFPAB RSET
90 18 MCP IFPAB VPROBE



WF: Checklist says 0-ohm resistor placeholder for ferrite bead.


84 82 81 80 77 70 69 68 63 60 59 55 51 49 48 47 45 33 32 31
PP3V3_S0
16 mA (A01)

NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
Apple: ???



NV: 1x 4.7uF 0603, 2x 0.1uF 0402 (4.9 uF)
Apple: 2x 2.2uF 0402 (4.4 uF)

PP3V3_S0 MCP_DAC
206 mA (A01)




25 18	NC MCP RGB RED	==	NC MCP RGB RED	18 25
25 18	NC MCP RGB GREEN	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP RGB GREEN	18 25
25 18	NC MCP RGB BLUE	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP RGB BLUE	18 25
25 18	NC MCP RGB HSYNC	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP RGB HSYNC	18 25
25 18	NC MCP RGB VSYNC	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP RGB VSYNC	18 25
90 25 18	NC CRT IG R C PR	==	MAKE_BASE=TRUE NO_TEST=TRUE NC CRT IG R C PR	18 25 90
90 25 18	NC CRT IG G Y Y	==	MAKE_BASE=TRUE NO_TEST=TRUE NC CRT IG G Y Y	18 25 90
90 25 18	NC CRT IG B COMP PB	==	MAKE_BASE=TRUE NO_TEST=TRUE NC CRT IG B COMP PB	18 25 90
90 25 18	NC CRT IG HSYNC	==	MAKE_BASE=TRUE NO_TEST=TRUE NC CRT IG HSYNC	18 25 90
90 25 18	NC CRT IG VSYNC	==	MAKE_BASE=TRUE NO_TEST=TRUE NC CRT IG VSYNC	18 25 90
25 18	NC MCP RGB DAC RSET	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP RGB DAC RSET	18 25
25 18	NC MCP RGB DAC VREF	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP RGB DAC VREF	18 25
90 25 18	NC MCP TV DAC RSET	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP TV DAC RSET	18 25 90
90 25 18	NC MCP TV DAC VREF	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP TV DAC VREF	18 25 90
25 18	NC MCP CLK27M XTALIN	==	NC MCP CLK27M XTALIN	18 25
25 18	NC MCP CLK27M XTALOUT	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP CLK27M XTALOUT	18 25


MCP Graphics Support
 SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=06/18/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	25	97	


RTC Power Sources




RTC Crystal



MCP 25MHz Crystal




MCP S0 PWRGD & CPU_VLD





MCPSEQ_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.
 MCPSEQ_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization.
 SMC 99ms delay from ALL_SYS_PWRGD to IMVP_VR_ON plus IMVP6 delay for VR_PWRGOOD_DELAY should guarantee CPU_VLD does not go high before CPUVDD_EN (which is 40-100ms after PS_PWRGD assertion).
 NOTE: If CPU_VLD deasserts during S0 MCP79 will take system to S5 immediately.

Platform Reset Connections


LPC Reset (Unbuffered)



PCIE Reset (Unbuffered)



Reset Button



SB Misc

SYNC_MASTER=DDR SYNC_DATE=12/15/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	26	97

Page Notes


Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PP3V3_S5_VREFMRGN
 - =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN
 NO_VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF	FRAME BUFFER VREF
DAC channel	A	B	A	B	C	D
Min DAC code	0x00	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55	0xFF
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA	-59.04 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA	51.15 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V	1.248 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V	1.042 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V	1.426 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV	1.5 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3/FRAMEBUF Vref Margining
 SYNC_MASTER=DDR SYNC_DATE=12/05/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	27		


Page Notes

Power aliases required by this page:
 - PPIV5_S0_MEM_A
 - PPIV5_S3_MEM_A
 - PPIV5_S3_MEM_VTT_A
 - PPIV5_S0_MEM_VTT_A
 - PPIV5_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - I2C_S0DIMM_SCL
 - I2C_S0DIMM_SDA

DRM options provided by this page:
 (NONE)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)



"Factory" (top) slot

DDR3 SO-DIMM Connector A

SYMC_MASTER=DDR SYMC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	28		


Page Notes

Power aliases used by this page:
 - PPIV8R1V5_S0_MEM_B
 - PPIV8R1V5_S3_MEM_B
 - PPIV8R1V5_S0_MEM_VTT_B
 - PPIV8R1V5_S3_MEM_VTT_B
 - PPIV8R1V5_S0_MEM_B (2.5 - 3.3V)

Signal aliases used by this page:
 - I3C_S0D1MMB_SCL
 - I3C_S0D1MMB_SDA

DRM options provided by this page:
 (NONE)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)



"Expansion" (bottom) slot

DDR3 SO-DIMM Connector B

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	29		

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4


3

2

1

DDR3 RESET Support

Required because MCP79 does not meet DDR3 spec power-up reset timing requirement.



DDR3 Support

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	30	97



5V S3 WLAN FET

Part	TPCP8102
Type	P-Channel
R _{ds(on)}	14 mOhm @4.5V
Loading	0.8 A (EDP)

AIRPORT

ALS CAMERA

BLUETOOTH


Right Clutch Connector

SYNC_MASTER=MUXGFx SYNC_DATE=12/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	31		



MAX CURRENT = 250MA


PDMOD: POWER DOWN MODES
 NC = DISABLE (DEFAULT)
 10K LOW = POWER SAVING MODE ENABLE
 10K HIGH = REMOTE WAKE UP ENABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
516-0225	1	CONN,SD CARD READER,OPTN B	J3500	CRITICAL	

SECUREDIGITAL CARD READER
 SYNC_MASTER=VEMURI SYNC_DATE=01/30/2009

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	32		



PP3V3 ENET PHY
 (43mA typ - 1000base-T)
 (19mA typ - Energy Detect)
 WF: Marvell numbers, update for Realtek

PPIV2R1V05_ENET
 (221mA typ - 1000base-T)
 (7mA typ - Energy Detect)
 WF: Marvell numbers, update for Realtek

Alias to =PP3V3_ENET_PHY for internal switcher.
 Alias to GND for external 1.05V supply.

PLACE R3796 CLOSE TO U1400, PIN D24

ENET_RESET_L is not asserted when WOL is active.
 Hence, RC (R3725 and C3725) are made NOSTUFF.

TP PP3V3 ENET PHY VDDREG
 If internal switcher is used, must place 1x 22uF &
 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.
 NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

NC RTL8211 REGOUT
 If internal switcher is used, must place inductor within 5mm
 of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.
 If internal switcher is not used, VDDREG and REGOUT can float.

Reserved for EMI
 per RealTek request.

Configuration Settings:
 PHYAD = 01 (PHY Address 00001)
 AN[1:0] = 11 (Full auto-negotiation)
 RXDLY = 0 (RXCLK transitions with data)
 TXDLY = 0 (No TXCLK Delay)


Ethernet PHY (RTL8211CL)
 SYNC_MASTER=SUMA_M98_MLB SYNC_DATE=07/01/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE			

3.3V ENET FET

@ 2.5V Vgs:
 Rds(on) = 90mOhm max
 I(max) = 1.7A (85C)

CRITICAL
Q3810
 NTR4101P
 SOT-23-HF




MOBILE:
 Recommend aliasing PM_SLP_RMGT_L and =P3V3ENET_EN. Nets separated on ARB for alternate power options.


WLAN Enable Generation

"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.




1.05V ENET FET



Non-ARB:
 Recommend aliasing PM_SLP_RMGT_L and =P1V05ENET_EN. Nets separated on ARB for alternate power options.

RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered.
 Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.




Ethernet & AirPort Support

SYNC_MASTER=SUMA_M98_MLB SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	34	97

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



Ethernet Connector

SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=12/16/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	35	97	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480557	1	RES,0.475 ohm,1%,1/16W,0402	R4100	CRITICAL	



FireWire LLC/PHY (FW643)

SYNC_MASTER=SENSOR SYNC_DATE=08/14/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	4.12.0
SCALE	SHT	OF	97
NONE	36		


ODD Power Control



SATA ODD Port




SATA HDD Port



SATA Connectors		
SYNC_MASTER=PWRSONC	SYNC_DATE=12/04/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	39		



Port Power Switch

Left USB Port A

USB/SMC Debug Mux


Left USB Port B

External USB Connectors
 SYNC_MASTER=M98_MLB SYNC_DATE=11/14/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEET 40	OF 97

IR SUPPORT





Front Flex Support

SYNC_MASTER=PWRSONC SYNC_DATE=12/04/2008


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	41	97	

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



SMC_PB3:
SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)




NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.


SMC
SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	42		

SMC Reset "Button" / Brownout Detect




SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1381	353S1912		ALL	Intersil ISL6002-33

System (Sleep) LED Circuit




- NC SMC FAN 2 CTL == NC_SMC_FAN_2_CTL
- NC SMC FAN 2 TACH == NC_SMC_FAN_2_TACH
- NC SMC FAN 3 CTL == NC_SMC_FAN_3_CTL
- NC SMC FAN 3 TACH == NC_SMC_FAN_3_TACH
- NC ESTARLDO EN == NC_ESTARLDO_EN


- SMC BC ACOK == SMC_BC_ACOK
- SMC MCP VSENSE == SMC_MCP_VSENSE
- SMC CPU HI ISENSE == SMC_CPU_HI_ISENSE
- SMC MCP CORE ISENSE == SMC_MCP_CORE_ISENSE
- SMC MCP DDR ISENSE == SMC_MCP_DDR_ISENSE
- SMC CPU FSB ISENSE == SMC_CPU_FSB_ISENSE
- SMC GPU I1V8 ISENSE == SMC_GPU_I1V8_ISENSE
- NC EXCARD PWR EN == NC_EXCARD_PWR_EN
- TP SMC P24 == TP_SMC_P24
- SMC BMON MUX SEL == SMC_BMON_MUX_SEL
- TP SMC P41 == TP_SMC_P41
- NC ALS GAIN == NC_ALS_GAIN
- SMC IG THROTTLE L == SMC_IG_THROTTLE_L
- TP SMC RSTGATE L == TP_SMC_RSTGATE_L




SMC Crystal Circuit



Debug Power "Button"



SMC FSB to 3.3V Level Shifting



- SMC PA0 == R5091 100K
- SMC PA1 == R5092 100K
- SMC ONOFF L == R5070 10K
- SMC LID == R5071 100K
- SMC PH2 == R5072 10K
- SMC TX L == R5073 10K
- SMC RX L == R5074 100K
- SMC TMS == R5077 10K
- SMC TDO == R5078 10K
- SMC TDI == R5079 10K
- SMC TCK == R5080 10K
- SMC BIL BUTTON L == R5081 10K
- SMC BC ACOK == R5087 470K
- SMC INT L == R5093 10K
- SMC BS ALRT L == R5076 100K
- SMC ADAPTER EN == R5085 10K
- SMC CASE OPEN == R5086 10K
- SMC EXCARD CP == R5088 10K
- PM_SLP_S4_L == R5090 100K
- SMC_PA5 == R5089 10K

SMC Support


SYNC_MASTER=DOR SYNC_DATE=12/19/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	43		


LPC+SPI Connector



Alternate SPI ROM Support



SPI MUX BYPASS



LPC+SPI Debug Connector

SYNC_MASTER=CHANGZHANG SYNC_DATE=05/09/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	44	97



K19 SMBUS CONNECTIONS

SYNC_MASTER=DOR SYNC_DATE=12/19/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	45		



Current & Voltage Sensing

SYNC_MASTER=SENSOR SYNC_DATE=08/14/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER		REV.
	D	051-7892	A.0.0
SCALE		SHT	OF
NONE		46	97



MCP VCore Current Sense



GPU VCore Current Sense




MCP MEM VDD Current Sense




GPU VCore Current Sense and GPU 1.8V Current Sense share dual package opamp U5410

GPU 1.8V Current Sense



MCP MEM VDD Current Sense and CPU FSB 1.05V Current Sense share dual package opamp U5440

CPU FSB 1.05V Current Sense



Current Sensing

SYNC_MASTER=YUN_K19_MLB SYNC_DATE=12/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	OF
		47	97


CPU Proximity/CPU Die/Right Fin Stack



MCP Proximity/MCP Die/Battery Charger Proximity




GPU Proximity/GPU Die/Left Heat Pipe



Thermal Sensors		
SYNC_MASTER=YUN_K19_MLB	SYNC_DATE=12/22/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	48	97	



Fan Connectors

SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT




III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 49	OF 97



PSOC USB CONTROLLER



IC	PIN NAME	CURRENT	R_SMS	V_SMS	POWER
TMPL02	V+	100A	2.55 KOHM	0.255 V	0.255E-6 W
3V3 LDO	VDD	800A	1.0 OHM	0.204 V	16.32E-6 W
	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
1.8V BOOSTER	VIN	49A (MAX)	4.7 OHM	0.0188 V	75.2E-6 W



KEYBOARD CONNECTOR



WELLSPRING 1

SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	50		

BOOSTER +18.5VDC FOR SENSORS


BOOSTER DESIGN CONSIDERATION:
 - POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED




IPD FLEX CONNECTOR




3V3 LDO FOR IPD



Keyboard LED Driver



To detect Keyboard backlight, SMC will tristate SMC_SYS_KBDLED:
 LOW = keyboard backlight present
 HIGH= keyboard backlight not present
 BOM OPTION: KBDLED_YES
 R5853 ALWAYS PRESENT



KBD BACKLIGHT CONNECTOR

WELLSPRING 2

SYNC_MASTER=PWRSONC SYNC_DATE=01/05/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	51	97

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4


3

2


1

Analog SMS

R5921 PULLS UP SMS_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC



Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation

Sudden Motion Sensor (SMS)

SYNC_MASTER=SENSOR SYNC_DATE=08/14/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 051-7892 A.0.0

SCALE NONE SHT 52 OF 97



DEBUG SENSORS AND ADC

SYNC_MASTER=DDR SYNC_DATE=12/19/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	53	97	



MCP79 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
 Any of the 4 frequencies can be selected
 with R6190, R6191, R5190 and R5191

SPI ROM


SYNC_MASTER=CHANG_M98_MLB SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	54		



4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2234



NOTES ON CODEC I/O

- DIFF FSINPUT= 2.45VRMS
- SE FSINPUT= 1.22VRMS
- DAC1 FSOUTPUT= 1.34VRMS
- DAC2/3 FSOUTPUTDIFF= 2.67VRMS
- DAC2/3 FSOUTPUTSE= 1.34VRMS

AUDIO: CODEC/REGULATOR

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER		REV.
	D	051-7892	A.0.0
SCALE		SHT	OF
NONE		55	97

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4


3

2

1

LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS
 NET RIN = 20K OHMS
 FC = 8 HZ
 VIN = 2VRMS, CODEC VIN = 1.21 VRMS



AUDIO: LINE INPUT FILTER


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	56	97

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3

2

1

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



AUDIO: HEADPHONE FILTER

SYNC_MASTER=AUDIO SYNC_DATE=03/16/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT







III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	57	97






3X MONO SPEAKER AMPLIFIERS (SSM2315)
 APN: 353S2500
 GAIN = 6DB
 1ST ORDER FC (L&R) = 120 HZ +/- 30%
 1ST ORDER FC (SUB) = 58HZ +/- 30%



AUDIO: SPEAKER AMP
 SYNC_MASTER=AUDIO SYNC_DATE=03/16/2009
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	OF
		58	97

AUDIO JACK 1 LO/HP JACK, SPDIF TX



AUDIO: JACKS

SYNC_MASTER=AUDIO SYNC_DATE=03/16/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	59		




CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	0X09 (A)
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0C (B)

CODEC INPUT SIGNAL PATHS


FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X05 (5)	0X0C (12,C)	N/A	0X0C (12,C)
SPDIF IN	0X07 (7)	0X0F (15)	N/A	N/A
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (80%)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY

PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)




PLACE L6800/C6800 CLOSE TO U6800


PORT B LEFT(HEADSET MIC) CRITICAL HP=80HZ, LP=8.82KHZ MIKEY MIN_LINE_WIDTH=0.1MM L6880 MIN_NECK_WIDTH=0.1MM FERR-1000-OHM VOLTAGE=3.3V



PORT B RIGHT (BUILT-IN MIC)




PORT C DETECT (LINE-IN)




AUDIO: JACK TRANSLATORS
 SYNC_MASTER=AUDIO SYNC_DATE=03/16/2009
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

MagSafe DC Power Jack





The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.




3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator



DC-In & Battery Connectors
 SYNC_MASTER=YUN_K19_MLB SYNC_DATE=12/16/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	61	97	



PBus Supply & Battery Charger

SYNC_MASTER=M99_MLB SYNC_DATE=12/10/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S1811	1	IC, ISL6258, BAT CHARGER, 28P, 4X4, QFN, L	U7000	CRITICAL	ISL6258 2S Battery Default
353S1832	1	IC, ISL6258A, BAT CHARGER, 4X4MM, QFN28	U7000	CRITICAL	ISL6258A 3S Battery Default

 APPLE INC.	SCALE	DRAWING NUMBER		REV.
	NONE	D	051-7892	A.0.0
	SHT	62	OF	97



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	0	0	1-Phase	DCM

LAYOUT NOTE:
Place R7126 in hot spot of reg circuit.

Place R7131 Between L7100, L7101 and CPU

IMVP6 CPU VCore Regulator

SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHEET	OF	
NONE	63	97	

66	IMVP VR ON	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
67	IMVP6_OCSET	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
68	IMVP6_VO	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
69	IMVP6_DROOP	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
70	IMVP6_DFB	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
71	IMVP6_SOFT	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
72	IMVP6_RBIAS	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
73	IMVP6_VDIFF	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
74	IMVP6_FB2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
75	IMVP6_FB	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
76	IMVP6_COMP	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
77	IMVP6_VW	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM

68	IMVP6_PHASE1	MIN LINE WIDTH=1.5 MM	MIN NECK WIDTH=0.2 MM
69	IMVP6_BOOT1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.2 MM
70	IMVP6_UGATE1	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.2 MM
71	IMVP6_LGATE1	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.2 MM
72	IMVP6_ISEN1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.2 MM
73	IMVP6_VSUM1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM
74	IMVP6_VO1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM
75	IMVP6_VSEN_P	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.2 MM

68	IMVP6_PHASE2	MIN LINE WIDTH=1.5 MM	MIN NECK WIDTH=0.2 MM
69	IMVP6_BOOT2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.2 MM
70	IMVP6_UGATE2	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.2 MM
71	IMVP6_LGATE2	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.2 MM
72	IMVP6_ISEN2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.2 MM
73	IMVP6_VSUM2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM
74	IMVP6_VO2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM
75	IMVP6_VSEN_N	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.2 MM



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0778	152S0693		ALL	Cytec alternate to MspLayers

M99 differences from last sync on 11/01/07 to M88 MLB:
 1. L7260 changed from M88 MLB inductors to 152S0693.
 2. Q7220 changed to 372S0512. Q7225 changed to 376S0511.
 3. U7200 changed to 353S2087.
 4. Added R7200, R7220, R7221, R7260, R7261, C7201.

5V / 3.3V Power Supply


SYNC_MASTER=PWRSQNC SYNC_DATE=12/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	64		




1.5V DDR3 Supply

SYNC_MASTER=DDR SYNC_DATE=12/05/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	65	97	



VID<2:0>	VOLTAGE
000	1.05V
001	1.00V
010	0.95V
100	0.85V
101	0.80V
110	0.75V
111	0.70V

MCP CORE REGULATOR

SYNC_MASTER=M98_MLB SYNC_DATE=11/14/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEET 66	OF 97



M99 differences from last sync on 12/03/07 to T18 MLB:
 1. Tied THERMAL_PAD to PGND. GND and THERMAL_PAD disconnected.


CPU VTT / 1V05 S0 Power Supply

SYNC_MASTER=M99_MLB SYNC_DATE=12/14/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	OF
		67	97



1.05V S0 PLL LDO

$$V_{OUT} = 0.8V * (1 + R_A / R_B)$$

Vout = 1.05V
MAX CURRENT = 0.5A



MCP 1.05V S5 (AUXC) SUPPLY

$$V_{OUT} = 0.8V * (1 + R_A / R_B)$$

Misc Power Supplies
 SYNC_MASTER=M99_MLS SYNC_DATE=12/14/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	68	97	

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0




Other S0 RAILS

Signal	Value
PM_ALL_GFX_PGOOD	High
PM_ALL_GPU_PGOOD	High

- 096 GPU requires rails to come up in the following order:
- 1) 1.1V
 - 2) GPU_3.3V
 - 3) GPU_Vcore
 - 4) GDDR3 1.8V
- BOMOPTION: EG

Power Control
 SYNC_MASTER=PWRQNC SYNC_DATE=12/17/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



3.3V S3 FET

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.087 A (EDP)

3.3V S0 FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	2.9 A (EDP)

3.3V GPU FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	1.1 A (EDP)
BOM_OPTION	EG

5.0V S0 FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.7 A (EDP)

1.5V S0 FET

MOSFET	Rome SenseFET
CHANNEL	N-TYPE
RDS(ON)	6.3 mOhm @4.5V
LOADING	5.4 A (EDP)

MCP79 DDR FETS

MCP79 DDR pad leakage is high enough that nvidia recommends unpowering during sleep. In order to support unpowering rail, hardware must guarantee MEM_CKE signals are low before rail is turned off, and remains low until after rail turns back on or DIMMs will exit self-refresh prematurely. MEM_VTT_EN output from MCP79 used to enable clamp on VTT rail, which pulls all CKE signals low through VTT termination resistors.

Power FETs

SYNC_MASTER=DDR SYNC_DATE=12/05/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	70		

Page Notes

Power aliases required by this page:
 - =PPIV2_GPU_PEX_PLLXVDD
 - =PPIV2_GPU_PEX_IOVDDQ
 - =PPIV2_GPU_PEX_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

83 78 76 73 71 8 PPIV1 SOGPU REG
 83 78 76 73 71 8 PPIV1 SOGPU REG
 83 78 76 73 71 8 PPIV1 SOGPU REG

PEX 1.1V Current = 2A





250mA

1500mA

180mA

PPIV1 GPU PEX PLLVDD F
 MIN_LINE_WIDTH=0.25 mm
 MIN_NICK_WIDTH=0.25 mm
 VOLTAGE=1.2V

L8015
 10NH-600MA



NV G96 PCI-E
 SYNC_MASTER=MUXGFx SYNC_DATE=07/10/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	71		

Page Notes

Power aliases required by this page:
 - =PPVCORE_GPU
 - =PP1V8_GPU_FBVDDQ





Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



75 74 73 47 9 8 PP1V8_S0GPU_ISNS

Nvidia PRD for GB-128 uses 4x4.7uF, 8x0.47uF, 16x0.1uF



NV G96 Core/FB Power

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	72 OF 97

Page Notes

Power aliases required by this page:
- =PP1V2_GPU_FBPLLAVDD
- =PP1V8_GPU_FBIO

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

U8000
NB9P-GS
BGA
SYMBOL 3 OF 9




FBA_D0	R30	FBA_CMD0	V32	FB A IMA<4>	74 95
FBA_D1	R32	FBA_CMD1	W31	FB A RAS L	74 95
FBA_D2	P31	FBA_CMD2	U31	FB A IMA<5>	74 95
FBA_D3	N30	FBA_CMD3	Y32	FB A BA<1>	74 95
FBA_D4	L31	FBA_CMD4	AB35	FB A UMA<2>	74 95
FBA_D5	M32	FBA_CMD5	AB34	FB A UMA<4>	74 95
FBA_D6	M30	FBA_CMD6	W35	FB A UMA<3>	74 95
FBA_D7	L30	FBA_CMD7	W33	NC FB A CS1 L	74 95
FBA_D8	P33	FBA_CMD8	W30	FB A CS0 L	74 95
FBA_D9	P34	FBA_CMD9	T34	FB A MA<11>	74 95
FBA_D10	N35	FBA_CMD10	T35	FB A CAS L	74 95
FBA_D11	P35	FBA_CMD11	AB31	FB A WE L	74 95
FBA_D12	N34	FBA_CMD12	Y30	FB A BA<0>	74 95
FBA_D13	L33	FBA_CMD13	Y34	FB A UMA<5>	74 95
FBA_D14	L32	FBA_CMD14	W32	FB A MA<12>	74 95
FBA_D15	N33	FBA_CMD15	AA30	FB A DRAM RST	74 95
FBA_D16	K31	FBA_CMD16	AA32	FB A MA<7>	74 95
FBA_D17	K30	FBA_CMD17	Y33	FB A MA<10>	74 95
FBA_D18	G30	FBA_CMD18	U32	FB A CKE	74 95
FBA_D19	K32	FBA_CMD19	V31	FB A MA<0>	74 95
FBA_D20	G32	FBA_CMD20	U34	FB A MA<9>	74 95
FBA_D21	H30	FBA_CMD21	Y35	FB A MA<6>	74 95
FBA_D22	F30	FBA_CMD22	W34	FB A IMA<2>	74 95
FBA_D23	G31	FBA_CMD23	V30	FB A MA<8>	74 95
FBA_D24	H33	FBA_CMD24	U35	FB A IMA<3>	74 95
FBA_D25	K35	FBA_CMD25	U30	FB A MA<1>	74 95
FBA_D26	K33	FBA_CMD26	U33	NC FB A MA<13>	74 95
FBA_D27	G34	FBA_CMD27	AB30	FB A BA<2>	74 95
FBA_D28	K34	FBA_CMD28	AB33	NC FB A CMD28	74 95
FBA_D29	E33	FBA_CMD29	T33	NC FB A CMD29	74 95
FBA_D30	E34	FBA_CMD30	W29	NC FB A CMD30	74 95
FBA_D31	G33	FBA_CMD31	T32	FB A CLK P<0>	74 95
FBA_D32	AG30	FBA_CMD32	T31	FB A CLK N<0>	74 95
FBA_D33	AH31	FBA_CMD33	AC31	FB A CLK P<1>	74 95
FBA_D34	AG32	FBA_CMD34	AC30	FB A CLK N<1>	74 95
FBA_D35	AF31	FBA_CMD35	AC30	FB A CLK N<1>	74 95
FBA_D36	AF30	FBA_CMD36			
FBA_D37	AD30	FBA_CMD37	P30	FB A DQM L<0>	74 95
FBA_D38	AC32	FBA_CMD38	P32	FB A DQM L<1>	74 95
FBA_D39	AE30	FBA_CMD39	U30	FB A DQM L<2>	74 95
FBA_D40	AE32	FBA_CMD40	H34	FB A DQM L<3>	74 95
FBA_D41	AF33	FBA_CMD41	AF32	FB A DQM L<4>	74 95
FBA_D42	AF34	FBA_CMD42	AF35	FB A DQM L<5>	74 95
FBA_D43	AE35	FBA_CMD43	AL32	FB A DQM L<6>	74 95
FBA_D44	AE33	FBA_CMD44	AL34	FB A DQM L<7>	74 95
FBA_D45	AE34	FBA_CMD45			
FBA_D46	AC35	FBA_CMD46	N32	FB A RDQS<0>	74 95
FBA_D47	AB32	FBA_CMD47	L35	FB A RDQS<1>	74 95
FBA_D48	AN33	FBA_CMD48	H31	FB A RDQS<2>	74 95
FBA_D49	AK32	FBA_CMD49	G35	FB A RDQS<3>	74 95
FBA_D50	AL33	FBA_CMD50	AD32	FB A RDQS<4>	74 95
FBA_D51	AM33	FBA_CMD51	AC34	FB A RDQS<5>	74 95
FBA_D52	AL31	FBA_CMD52	AJ31	FB A RDQS<6>	74 95
FBA_D53	AK30	FBA_CMD53	AJ35	FB A RDQS<7>	74 95
FBA_D54	AJ30	FBA_CMD54			
FBA_D55	AH30	FBA_CMD55	N31	FB A WDQS<0>	74 95
FBA_D56	AM35	FBA_CMD56	L34	FB A WDQS<1>	74 95
FBA_D57	AH33	FBA_CMD57	U32	FB A WDQS<2>	74 95
FBA_D58	AH35	FBA_CMD58	H35	FB A WDQS<3>	74 95
FBA_D59	AH32	FBA_CMD59	AE31	FB A WDQS<4>	74 95
FBA_D60	AH34	FBA_CMD60	AC33	FB A WDQS<5>	74 95
FBA_D61	AM34	FBA_CMD61	AJ32	FB A WDQS<6>	74 95
FBA_D62	AL35	FBA_CMD62	AJ34	FB A WDQS<7>	74 95
FBA_D63	AJ33	FBA_CMD63			
FBA_RFU0	F29	FBA_DEBUG	AG27	FBA_DEBUG	74 95
FBA_RFU1*	NCX2	FBCAL_PD_VDDQ	AF27	FBCAL_PD_VDDQ	74 95
FBA_RFU2	NCX3	FBCAL_PU_GND	K27	FBCAL_PU_GND	74 95
FBA_RFU3*	NCX4	FBCAL_TERM_GND	L27	FBCAL_TERM_GND	74 95
FBA_RFU4	NCX5		M27	FBCAL_TERM_GND	74 95
FBA_RFU5*	NCX6				
FBA_RFU6	NCX7				
FBA_RFU7*	NCX8				

PLACEMENT_NOTE=Place close to U8000.

U8000
NB9P-GS
BGA
SYMBOL 4 OF 9

FBC_D0	D11	FBC_CMD0	C17	FB B IMA<4>	75 95
FBC_D1	E11	FBC_CMD1	B19	FB B RAS L	75 95
FBC_D2	F10	FBC_CMD2	D18	FB B IMA<5>	75 95
FBC_D3	D8	FBC_CMD3	F21	FB B BA<1>	75 95
FBC_D4	F8	FBC_CMD4	A23	FB B UMA<2>	75 95
FBC_D5	F9	FBC_CMD5	D21	FB B UMA<4>	75 95
FBC_D6	E8	FBC_CMD6	B23	FB B UMA<3>	75 95
FBC_D7	F12	FBC_CMD7	E20	NC FB B CS1 L	75 95
FBC_D8	B11	FBC_CMD8	G21	FB B CS0 L	75 95
FBC_D9	C13	FBC_CMD9	F20	FB B MA<11>	75 95
FBC_D10	A11	FBC_CMD10	F19	FB B CAS L	75 95
FBC_D11	B8	FBC_CMD11	F23	FB B WE L	75 95
FBC_D12	A8	FBC_CMD12	A22	FB B BA<0>	75 95
FBC_D13	C8	FBC_CMD13	C22	FB B UMA<5>	75 95
FBC_D14	C11	FBC_CMD14	B17	FB B MA<12>	75 95
FBC_D15	C10	FBC_CMD15	F24	FB B DRAM RST	75 95
FBC_D16	D12	FBC_CMD16	C25	FB B MA<7>	75 95
FBC_D17	E13	FBC_CMD17	E22	FB B MA<10>	75 95
FBC_D18	F17	FBC_CMD18	C20	FB B CKE	75 95
FBC_D19	F15	FBC_CMD19	B22	FB B MA<0>	75 95
FBC_D20	F16	FBC_CMD20	A19	FB B MA<9>	75 95
FBC_D21	E16	FBC_CMD21	D22	FB B MA<6>	75 95
FBC_D22	F14	FBC_CMD22	D20	FB B IMA<2>	75 95
FBC_D23	F13	FBC_CMD23	E19	FB B MA<8>	75 95
FBC_D24	D13	FBC_CMD24	D19	FB B IMA<3>	75 95
FBC_D25	A13	FBC_CMD25	F18	FB B MA<1>	75 95
FBC_D26	B13	FBC_CMD26	C19	NC FB B MA<13>	75 95
FBC_D27	A14	FBC_CMD27	F22	FB B BA<2>	75 95
FBC_D28	C16	FBC_CMD28	C23	NC FB B CMD28	75 95
FBC_D29	A17	FBC_CMD29	B20	NC FB B CMD29	75 95
FBC_D30	B16	FBC_CMD30	A20	NC FB B CMD30	75 95
FBC_D31	D16	FBC_CMD31			
FBC_D32	D24	FBC_CMD32	FBC_CLK0	FB B CLK P<0>	75 95
FBC_D33	D26	FBC_CMD33	D17	FB B CLK N<0>	75 95
FBC_D34	E25	FBC_CMD34	D23	FB B CLK P<1>	75 95
FBC_D35	F25	FBC_CMD35	E23	FB B CLK N<1>	75 95
FBC_D36	F27	FBC_CMD36			
FBC_D37	E28	FBC_CMD37	FBC_DQM0	FB B DQM L<0>	75 95
FBC_D38	F28	FBC_CMD38	D10	FB B DQM L<1>	75 95
FBC_D39	D29	FBC_CMD39	D15	FB B DQM L<2>	75 95
FBC_D40	A25	FBC_CMD40	A16	FB B DQM L<3>	75 95
FBC_D41	B25	FBC_CMD41	D27	FB B DQM L<4>	75 95
FBC_D42	D25	FBC_CMD42	D28	FB B DQM L<5>	75 95
FBC_D43	C26	FBC_CMD43	D34	FB B DQM L<6>	75 95
FBC_D44	C28	FBC_CMD44	A34	FB B DQM L<7>	75 95
FBC_D45	B28	FBC_CMD45			
FBC_D46	A28	FBC_CMD46	D9	FB B RDQS<0>	75 95
FBC_D47	A29	FBC_CMD47	B10	FB B RDQS<1>	75 95
FBC_D48	E29	FBC_CMD48	E14	FB B RDQS<2>	75 95
FBC_D49	F29	FBC_CMD49	B14	FB B RDQS<3>	75 95
FBC_D50	D30	FBC_CMD50	F26	FB B RDQS<4>	75 95
FBC_D51	E31	FBC_CMD51	A26	FB B RDQS<5>	75 95
FBC_D52	C33	FBC_CMD52	D31	FB B RDQS<6>	75 95
FBC_D53	D33	FBC_CMD53	A31	FB B RDQS<7>	75 95
FBC_D54	F32	FBC_CMD54			
FBC_D55	B29	FBC_CMD55	E10	FB B WDQS<0>	75 95
FBC_D56	C29	FBC_CMD56	A10	FB B WDQS<1>	75 95
FBC_D57	B31	FBC_CMD57	D14	FB B WDQS<2>	75 95
FBC_D58	C31	FBC_CMD58	C14	FB B WDQS<3>	75 95
FBC_D59	C31	FBC_CMD59	E26	FB B WDQS<4>	75 95
FBC_D60	B32	FBC_CMD60	B26	FB B WDQS<5>	75 95
FBC_D61	C32	FBC_CMD61	D32	FB B WDQS<6>	75 95
FBC_D62	B34	FBC_CMD62	A32	FB B WDQS<7>	75 95
FBC_D63	B35	FBC_CMD63			
FBC_RFU0	G11	FBC_DEBUG	J19	FBC_DEBUG	75 95
FBC_RFU1*	NCX9	FBCAL_PD_VDDQ	J18	FBCAL_PD_VDDQ	75 95
FBC_RFU2	NCX10	FBCAL_PU_GND	G19	FBCAL_PU_GND	75 95
FBC_RFU3*	NCX11	FBCAL_TERM_GND	J27	FBCAL_TERM_GND	75 95
FBC_RFU4	NCX12				
FBC_RFU5*	NCX13				
FBC_RFU6	NCX14				
FBC_RFU7*	NCX15				

PLACEMENT_NOTE=Place close to U8000.



NV G96 Frame Buffer I/F

SYNC_MASTER=MUXGF

SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	D	DRAWING NUMBER	051-7892	REV.	A.0.0
SCALE	NONE	SHEET	73	OF	97

Power aliases required by this page:
 - =PP1V8_S0_FB_VDD
 - =PP1V8_S0_FB_VREFA

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM4



GDDR3 Frame Buffer A (Top)

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	74	97

Power aliases required by this page:
 - =PPIV8_S0_FB_VDD
 - =PPIV8_S0_FB_VREF_B

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM4



GDDR3 Frame Buffer B (Top)
 SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008






NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes


Power aliases required by this page:
 - =PP3V3_GPU_VDD33
 - =PP3V3_GPU_MIO
 - =PP1V2_GPU_PLLVDD
 - =PP1V2_GPU_H_PLLVDD
 - =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



NV G96 GPIO/MIO/Misc		
SYNC_MASTER=MUXGFX	SYNC_DATE=07/10/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		



Renamed signals Unused signals

77 76	GPU XTALOUT	==	GPU XTALOUT	76 77	NC GPU SPDIF	==	NC GPU SPDIF	76 77
95 77 76	GPU CLK27M	==	GPU CLK27M	76 77 85	NC CPU HDA SDI	==	NC CPU HDA SDI	76 77
95 77 76	GPU CLK27M SS	==	GPU CLK27M SS	77 85	NC CPU HDA SD0	==	NC CPU HDA SD0	76 77
96 77 76 48	GPU TDIODE P	==	GPU TDIODE P	88 76 77	NC CPU HDA SYNC	==	NC CPU HDA SYNC	76 77
96 77 76 48	GPU TDIODE N	==	GPU TDIODE N	88 76 77	NC CPU HDA BCLK	==	NC CPU HDA BCLK	76 77
81 78 77	LVDS EG DDC CLK	==	LVDS EG DDC CLK	77 81	NC FBA MA<13>	==	NC FBA MA<13>	73 77
81 78 77	LVDS EG DDC DATA	==	LVDS EG DDC DATA	77 81	NC FBA MA<13>	==	NC FBA MA<13>	73 77
81 78 77	DP EG DDC CLK	==	DP EG DDC CLK	77 81	NC FBA CMD28	==	NC FBA CMD28	73 77
81 78 77	DP EG DDC DATA	==	DP EG DDC DATA	77 81	NC FBA CMD28	==	NC FBA CMD28	73 77

Unused I2C Buses

78 77	NC GPU I2CC SCL	NO_TEST=TRUE	==	NC GPU I2CC SCL	77 78	NC FBA CMD29	NO_TEST=TRUE	==	NC FBA CMD29	73 77
78 77	NC GPU I2CC SDA	NO_TEST=TRUE	==	NC GPU I2CC SDA	77 78	NC FBA CMD29	NO_TEST=TRUE	==	NC FBA CMD29	73 77
78 77	NC GPU I2CD SCL	NO_TEST=TRUE	==	NC GPU I2CD SCL	77 78	NC FBA CMD30	NO_TEST=TRUE	==	NC FBA CMD30	73 77
78 77	NC GPU I2CD SDA	NO_TEST=TRUE	==	NC GPU I2CD SDA	77 78	NC FBA CMD30	NO_TEST=TRUE	==	NC FBA CMD30	73 77
78 77	NC GPU I2CE SCL	NO_TEST=TRUE	==	NC GPU I2CE SCL	77 78	NC GPU ROM CS L	NO_TEST=TRUE	==	NC GPU ROM CS L	76 77
78 77	NC GPU I2CE SDA	NO_TEST=TRUE	==	NC GPU I2CE SDA	77 78	NC FB A CS1 L	NO_TEST=TRUE	==	NC FB A CS1 L	73 77
78 77	NC GPU I2CH SCL	NO_TEST=TRUE	==	NC GPU I2CH SCL	77 78	NC FB B CS1 L	NO_TEST=TRUE	==	NC FB B CS1 L	73 77
78 77	NC GPU I2CH SDA	NO_TEST=TRUE	==	NC GPU I2CH SDA	77 78	NC FB B CS1 L	NO_TEST=TRUE	==	NC FB B CS1 L	73 77

I2CS ties into SMBus connection page (I2CS requires pullups even if not used)


Config Straps

Strapping Pin	Strapping Bit 3	Strapping Bit 2	Strapping Bit 1	Strapping Bit 0
ROM_SO	XCLK_277	TVMODE[2]	TVMODE[1]	TVMODE[0]
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLLEN_TERM100
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP 2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP 1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP 0	USER[3]	USER[2]	USER[1]	USER[0]





Strap S1/S2 Bit[3:0] PU/PD Rval	Strap S1/S2 Bit[3:0] PU/PD Rval
0 0000 PD 5k	8 1000 PU 5k
1 0001 PD 10k	9 1001 PU 10k
2 0010 PD 15k	A 1010 PU 15k
3 0011 PD 20k	B 1011 PU 20k
4 0100 PD 25k	C 1100 PU 25k
5 0101 PD 30k	D 1101 PU 30k
6 0110 PD 35k	E 1110 PU 35k
7 0111 PD 45k	F 1111 PU 45k

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11490378	1	RES.MTL FILM,1/16W,45.3K,1.0402,SMD,LF	R8708		VRAM_512_SAMSUNG
11490368	1	RES.MTL FILM,1/16W,35.7K,1.0402,SMD,LF	R8708		VRAM_512_HYNIX
11490361	1	RES.MTL FILM,1/16W,30.1K,1.0402,SMD,LF	R8708		VRAM_512_QIMONDA
11490343	1	RES.MTL FILM,1/16W,20.0K,1.0402,SMD,LF	R8708		VRAM_256_SAMSUNG
11490331	1	RES.MTL FILM,1/16W,15.0K,1.0402,SMD,LF	R8708		VRAM_256_HYNIX
11490378	1	RES.MTL FILM,1/16W,45.3K,1.0402,SMD,LF	R8707		VRAM_1024_SAMSUNG
11490361	1	RES.MTL FILM,1/16W,30.1K,1.0402,SMD,LF	R8707		VRAM_1024_QIMONDA

GPU 27MHz Crystal



Unused Clocks



Isolation FETs for DP MUX inputs

G96 GPIOs & Straps

SYNC_MASTER=MUXGFX SYNC_DATE=07/09/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	77	97

GPU VCore Regulator




GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	1	1	1	0.90125V	K19	-	-
1	1	1	0	0.92700V	-	K19	-
1	0	1	1	1.00425V	-	-	K19

Other VID states may not be valid


K19 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P90V	GPUVID2_1, GPUVID1_1, GPUVID0_1
GPUVID_1P00V	GPUVID2_0, GPUVID1_1, GPUVID0_1



GPU (G96) CORE SUPPLY
 SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



LCD (LVDS) INTERFACE

100K pull-ups are for
no-panel case (development).
Panel has 2K pull-ups

518S0651


LVDS Display Connector
 SYNC_MASTER=DOR SYNC_DATE=12/19/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 80	OF 97

LVDS Transmitter Termination


All emulated LVDS outputs require this termination

PLACEMENT NOTE=Place at U9600 (All 24 resistors)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0517	16	RES,MTL FILM,270 OHM,1%,1/16W,0402,SMD,L	R9320-R9357		GMUX_2V5
114S0174	16	RES,MTL FILM,1/16W,357 OHM,1%,0402,SMD,L	R9320-R9357		GMUX_1V8

DisplayPort Mux



LVDS DDC MUX



Muxed Graphics Support


SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=12/05/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	81	97



DisplayPort Connector

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 82	OF 97



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2312	1	IC, ISL6236, DUAL PWM CTRL, QFN32	U9500	CRITICAL	

1.1V / 1V8 FB Power Supply
 SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	OF
		83	97



GMUX CPLD

LVDS Receiver Termination

PLACEMENT_NOTE=Place at U9200 (All 14 resistors)

Signal	Resistor	Value	Notes
LVDS IG A CLK P	R9650	100 Ω	
LVDS IG A DATA P<0>	R9651	100 Ω	
LVDS IG A DATA P<1>	R9652	100 Ω	
LVDS IG A DATA P<2>	R9653	100 Ω	
LVDS IG B DATA P<0>	R9654	100 Ω	
LVDS IG B DATA P<1>	R9655	100 Ω	
LVDS IG B DATA P<2>	R9656	100 Ω	
LVDS EG A CLK P	R9660	100 Ω	
LVDS EG A DATA P<0>	R9661	100 Ω	
LVDS EG A DATA P<1>	R9662	100 Ω	
LVDS EG A DATA P<2>	R9663	100 Ω	
LVDS EG B DATA P<0>	R9664	100 Ω	
LVDS EG B DATA P<1>	R9665	100 Ω	
LVDS EG B DATA P<2>	R9666	100 Ω	

Required Pullups

Signal	Resistor	Value	Notes
GMUX DEBUG RESET L	R9680	1K	
JTAG GMUX TCK	R9690	4.7K	
EG_CLKREQ_OUT L	R9695	10K	

Required Pulldowns

Signal	Resistor	Value	Notes
DP_MUX_SEL_EG	R9681	10K	
LVDS_DDC_SEL_IG	R9682	10K	
LVDS_DDC_SEL_EG	R9683	10K	
EG_RESET L	R9691	100K	NO STUFF
GMUX_INT	R9692	20K	
LCD_BKLT_PWM	R9693	100K	
EG_CLKREQ_IN L	R9694	100K	
EG_RAIL1_EN	R9631	0	
EG_RAIL2_EN	R9632	0	
EG_RAIL3_EN	R9633	0	
EG_RAIL4_EN	R9634	0	

Signal	Pin	Bank
JTAG GMUX TCK	K14	TCK
JTAG GMUX TDI	L13	TDI
JTAG GMUX TDO	K13	TDO
JTAG GMUX TMS	L12	TMS
GMUX_TOE	K2	TOE
GMUX_CFG0	K1	CPG0
LCD_BKLT_EN	P2	PB2A
LCD_BKLT_PWM	N2	PB2B
LVDS_DDC_SEL_EG	P4	PB14A
LVDS_DDC_SEL_IG	N4	PB14B
DP_MUX_EN	N3	PB15A(OD)
DP_MUX_SEL_EG	M4	PB15B
EG_RESET L	P5	PB16A
EG_RAIL1_EN	M5	PB16B
EG_RAIL2_EN	P6	PB17A
EG_RAIL3_EN	M6	PB17B
EG_RAIL4_EN	P7	PB18A
EG_CLKREQ_OUT L	M7	PB18B(OD)
DP_CA_DET_EG	N7	PB19A
LCD_PWR_EN	N8	PB19B
LPC_AD<0>	P9	PB20A
LPC_AD<1>	N9	PB20B
LPC_AD<2>	P10	PB30A
LPC_AD<3>	N10	PB30B
LPC_FRAME L	P12	PB31A
LPC_RESET L	P13	PB31B
LPC_CLK33M_GMUX	N12	PB32A
GMUX_INT	P14	PB32B
LVDS IG B DATA P<2>	B1	PL2A
LVDS IG B DATA N<2>	B2	PL2B
TP_GMUX_PL10A	C2	PL10A
TP_GMUX_PL10B	D3	PL10B
LVDS IG A DATA P<0>	D1	PL11A
LVDS IG A DATA N<0>	E1	PL11B
LVDS IG A DATA P<1>	D2	PL12A
LVDS IG A DATA N<1>	E2	PL12B
LVDS IG A DATA P<2>	F1	PL13A
LVDS IG A DATA N<2>	F2	PL13B
LVDS IG B DATA P<0>	F3	PL14A
LVDS IG B DATA N<0>	G2	PL14B
LVDS IG B DATA P<1>	H2	PL15A
LVDS IG B DATA N<1>	G3	PL15B
LVDS IG A CLK P	H1	PL16A
LVDS IG A CLK N	H3	PL16B
TP_LVDS_MUX_SEL_EG	L1	PL18A
TP_GMUX_PL18B_VSYNC	L3	PL18B
GMUX_PCIE_RESET L	K3	PL19A
GMUX_PM_SLP_S3 L	L2	PL19B
PM_ALL_GPU_PGOOD	N1	PL32A
EG_CLKREQ_IN L	P1	PL32B

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
336S0025	1	IC,XP2-5_HF,CPLD,BLANK	U9600	CRITICAL	GMUX_5K_BLANK
341S2479	1	IC,CPLD,LATTICE,132CSBGA,K19	U9600	CRITICAL	GMUX_PROG

Graphics MUX (GMUX)

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


PM_SLP_S3_L Isolation



GMUX_JTAG_TCK Inversion



(Tie/strap low if RGPU doesn't provide CLKREQ_L output, provide pullup to GPU rail if using CLKREQ_L output from RGPU)



*L9701, D9701, C9796, C9797, C9799, C9712 AND C9713 SHOULD ALL BE PLACED NEAR EACHOTHER.
 *PPVOUT_S0_LCDBKLT_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 * LVDS_IG_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35382670	1	IC, LP8543, WHT LED BKLT, PROD	U9701	CRITICAL	

LCD BACKLIGHT DRIVER


SYNC_MASTER=DDR SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	85		



LCD Backlight Support

SYNC_MASTER=YITE_M98_MLS SYNC_DATE=07/02/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	86	97	

1.8V/1.2V S0 SWITCHER



Misc Power Supplies
 SYNC_MASTER=MUXGFX SYNC_DATE=02/01/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT OF		
NONE	87 OF		97

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?	FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	*	=2x_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADTSTB#s should be matched +/- 300 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.

Signals within each 1x group should be matched to CPU clock, +0/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	25 MIL	?				
CPU_GTLREF	*	25 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE	MIN	MAX
	PHYSICAL	SPACING				
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	7	10	14
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	7	10	14
FSB_DSTR0	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L P<0>	7	10	14
FSB_DSTR0	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L N<0>	7	10	14
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	7	10	14
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	7	10	14
FSB_DSTR1	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L P<1>	7	10	14
FSB_DSTR1	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L N<1>	7	10	14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	7	10	14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	7	10	14
FSB_DSTR2	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L P<2>	7	10	14
FSB_DSTR2	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L N<2>	7	10	14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	7	10	14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	7	10	14
FSB_DSTR3	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L P<3>	7	10	14
FSB_DSTR3	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L N<3>	7	10	14
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	7	10	14
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	10	14	
FSB_ADSTR0	FSB_50S	FSB_ADSTR	FSB ADSTB L<0>	7	10	14
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	7	10	14
FSB_ADSTR1	FSB_50S	FSB_ADSTR	FSB ADSTB L<1>	7	10	14
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	7	10	14
FSB_BREQ0_L	FSB_50S	FSB_1X	FSB BREQ0 L	9	10	14
FSB_BREQ1_L	FSB_50S	FSB_1X	FSB BREQ1 L	14		
FSB_1X	FSB_50S	FSB_1X	FSB BNR L	10	14	
FSB_1X	FSB_50S	FSB_1X	FSB BPRI L	10	14	
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	10	14	
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	10	14	
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	10	14	
FSB_1X	FSB_50S	FSB_1X	FSB HIT L	7	10	14
FSB_1X	FSB_50S	FSB_1X	FSB HITM L	7	10	14
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	7	10	14
FSB_CPURST_L	FSB_50S	FSB_1X	FSB CPURST L	9	10	13 14
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	10	14	
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	10	14	
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L	10	14	
CPU_BSEL	CPU_50S	CPU_AGTL	CPU BSEL<2..0>	9	10	
CPU_FERR_L	CPU_50S	CPU_8MIL	CPU FERR L	10	14	
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNE L	10	14	
CPU_INIT_L	CPU_50S	CPU_AGTL	CPU INIT L	10	14	
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR	9	10 14	
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI	9	10 14	
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L	10 14 43 63		
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	10 13 14		
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L	10	14	
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L	10	14	
PM_THERMTRIP_L	CPU_50S	CPU_8MIL	PM THERMTRIP L	10 14 43		
FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB CPUSLP L	10	14	
CPU_PROM_SR	CPU_50S	CPU_AGTL	CPU DPSLP L	10	14	
CPU_DPRSTP_L	CPU_50S	CPU_AGTL	CPU DPRSTP L	9 10 14 63		
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L	10	14	
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	14		
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	14		
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	14		
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	14		
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	10	14	
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	10	14	
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P	13 14		
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N	13 14		
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	14		
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N	14		
CPU_IERR_L	CPU_50S		CPU IERR L	10		
PM_DPRSLEVR	CPU_50S	CPU_AGTL	PM DPRSLEVR	21 63		
(See above)	CPU_50S	CPU_AGTL	IMVP DPRSLEVR	63		
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	10 27		
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<3>	10		
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	10		
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<1>	10		
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	10		
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	6 10 13		
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO	6 10		
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	6 10 13		
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	6 10 13		
XDP_TRST_L	CPU_50S	CPU_ITP	XDP TRST L	6 10 13		
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<4..0>	10 13		
XDP_BPM_L5	CPU_50S	CPU_ITP	XDP BPM L<5>	10 13		
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP CPURST L	13		
	CPU_50S	CPU_8MIL	CPU VID<6..0>	9 11		
	CPU_50S	CPU_8MIL	IMVP6 VID<6..0>	9 63		
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	11 63		
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11 63		
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	63		
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	63		

CPU/FSB Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	88		

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

Need to support MEM_*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
 All DQS pairs should be matched within 100 ps of clocks.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps
 No DQS to clock matching requirement.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0>	15 28
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0>	15 28
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>	15 28
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A CS L<3..0>	15 28
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0>	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS L	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS L	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE L	15 28
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0>	15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8>	15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16>	15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24>	15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32>	15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40>	15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48>	15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56>	15 28
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0>	15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1>	15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2>	15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3>	15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4>	15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5>	15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6>	15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7>	15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	15 28
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0>	15 29
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0>	15 29
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0>	15 29
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B CS L<3..0>	15 29
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0>	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0>	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0>	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS L	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS L	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE L	15 29
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0>	15 29
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8>	15 29
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16>	15 29
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24>	15 29
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32>	15 29
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40>	15 29
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48>	15 29
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56>	15 29
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0>	15 29
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1>	15 29
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2>	15 29
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3>	15 29
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4>	15 29
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5>	15 29
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6>	15 29
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7>	15 29
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	15 29
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	15 29
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	15 29
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	15 29
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	15 29
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	15 29
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	15 29
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	15 29
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	15 29
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	15 29
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	15 29
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	15 29
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	15 29
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	15 29
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	15 29
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	15 29
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD	16
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND	16

Memory Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	89		

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	13.1 MM	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	=4:1_SPACING	?
CRT_2CRT	*	=STANDARD	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	16 MIL	?
MCP_DAC_COMP	*	=2:1_SPACING	?

CRT signal single-ended impedance varies by location:
 - 37.5-ohm from MCP to first termination resistor.
 - 50-ohm from first to second termination resistor.
 - 75-ohm from output of three-pole filter to connector (if possible).
 R/G/B signals should be matched as close as possible and < 10 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.1 & 2.5.2.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	?	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PEG_R2D	PCIE_90D	PCIE	PEG R2D P<15..0>	71
	PCIE_90D	PCIE	PEG R2D N<15..0>	71
	PCIE_90D	PCIE	PEG R2D C P<15..0>	9 71
	PCIE_90D	PCIE	PEG R2D C N<15..0>	9 71
	PCIE_90D	PCIE	PEG D2R P<15..0>	9 71
	PCIE_90D	PCIE	PEG D2R N<15..0>	9 71
	PCIE_90D	PCIE	PEG D2R C P<15..0>	71
	PCIE_90D	PCIE	PEG D2R C N<15..0>	71
	PCIE_90D	PCIE	PCIE MINI R2D P	7 31 96
	PCIE_90D	PCIE	PCIE MINI R2D N	7 31 96
	PCIE_90D	PCIE	PCIE MINI R2D C P	17 31
	PCIE_90D	PCIE	PCIE MINI R2D C N	17 31
	PCIE_90D	PCIE	PCIE MINI D2R P	7 17 31
	PCIE_90D	PCIE	PCIE MINI D2R N	7 17 31
	PCIE_90D	PCIE	PCIE FW R2D P	36
	PCIE_90D	PCIE	PCIE FW R2D N	36
	PCIE_90D	PCIE	PCIE FW R2D C P	17 36
	PCIE_90D	PCIE	PCIE FW R2D C N	17 36
	PCIE_90D	PCIE	PCIE FW D2R P	17 36
	PCIE_90D	PCIE	PCIE FW D2R N	17 36
	PCIE_90D	PCIE	PCIE FW D2R C P	36
	PCIE_90D	PCIE	PCIE FW D2R C N	36
	PCIE_90D	PCIE	PCIE EXCARD R2D P	96
	PCIE_90D	PCIE	PCIE EXCARD R2D N	96
	PCIE_90D	PCIE	TP PCIE EXCARD R2D C P	9 17
	PCIE_90D	PCIE	TP PCIE EXCARD R2D C N	9 17
	PCIE_90D	PCIE	TP PCIE EXCARD D2R P	9 17
	PCIE_90D	PCIE	TP PCIE EXCARD D2R N	9 17
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M P	17 71
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M N	17 71
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI P	17 31
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI N	17 31
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P	17 36
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N	17 36
	CLK_PCIE_100D	CLK_PCIE	TP PCIE CLK100M EXCARD P	9 17
	CLK_PCIE_100D	CLK_PCIE	TP PCIE CLK100M EXCARD N	9 17
	MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP PEX CLK COMP	17
	CRT_50S	CRT	NC CRT IG R C PR	18 25
	CRT_50S	CRT	NC CRT IG G Y Y	18 25
	CRT_50S	CRT	NC CRT IG B COMP PB	18 25
	CRT_SYNC	CRT_SYNC	NC CRT IG HSYNC	18 25
	CRT_SYNC	CRT_SYNC	NC CRT IG VSYNC	18 25
	MCP_DAC_RSET	MCP_DAC_COMP	NC MCP TV DAC RSET	18 25
	MCP_DAC_VREF	MCP_DAC_COMP	NC MCP TV DAC VREF	18 25
	DP_100D	DISPLAYPORT	TMDS IG TXC P	
	DP_100D	DISPLAYPORT	TMDS IG TXC N	
	DP_100D	DISPLAYPORT	TMDS IG TXD P<2..0>	
	DP_100D	DISPLAYPORT	TMDS IG TXD N<2..0>	
	DP_100D	DISPLAYPORT	DP IG ML P<3..0>	9 81
	DP_100D	DISPLAYPORT	DP IG ML N<3..0>	9 81
	DP_100D	DISPLAYPORT	DP IG AUX CH P	18 81
	DP_100D	DISPLAYPORT	DP IG AUX CH N	18 81
	MCP_DV_COMP		MCP HDMI RSET	18 25
	MCP_DV_COMP		MCP HDMI VPROBE	18 25
	LVDS_100D	LVDS	LVDS IG A CLK P	18 84
	LVDS_100D	LVDS	LVDS IG A CLK N	18 84
	LVDS_100D	LVDS	LVDS IG A DATA P<2..0>	18 84
	LVDS_100D	LVDS	LVDS IG A DATA N<2..0>	18 84
	LVDS_100D	LVDS	NC LVDS IG A DATAP<3>	9 18
	LVDS_100D	LVDS	NC LVDS IG A DATAN<3>	9 18
	LVDS_100D	LVDS	NC LVDS IG B CLKP	9 18
	LVDS_100D	LVDS	NC LVDS IG B CLKN	9 18
	LVDS_100D	LVDS	LVDS IG B DATA P<2..0>	18 84
	LVDS_100D	LVDS	LVDS IG B DATA N<2..0>	18 84
	LVDS_100D	LVDS	NC LVDS IG B DATAP<3>	9 18
	LVDS_100D	LVDS	NC LVDS IG B DATAN<3>	9 18
	MCP_DV_COMP		MCP IFPAB RSET	18 25
	MCP_DV_COMP		MCP IFPAB VPROBE	18 25
	SATA_100D	SATA	SATA HDD R2D C P	20 39
	SATA_100D	SATA	SATA HDD R2D C N	20 39
	SATA_100D	SATA	SATA HDD R2D P	7 39
	SATA_100D	SATA	SATA HDD R2D N	7 39
	SATA_100D	SATA	SATA HDD D2R P	20 39
	SATA_100D	SATA	SATA HDD D2R N	20 39
	SATA_100D	SATA	SATA HDD D2R C P	7 39
	SATA_100D	SATA	SATA HDD D2R C N	7 39
	SATA_100D	SATA	SATA ODD R2D C P	20 39
	SATA_100D	SATA	SATA ODD R2D C N	20 39
	SATA_100D	SATA	SATA ODD R2D P	7 39
	SATA_100D	SATA	SATA ODD R2D N	7 39
	SATA_100D	SATA	SATA ODD D2R P	20 39
	SATA_100D	SATA	SATA ODD D2R N	20 39
	SATA_100D	SATA	SATA ODD D2R C P	7 39
	SATA_100D	SATA	SATA ODD D2R C N	7 39
	SATA_TERM	SATA_TERM	MCP SATA_TERM	20

MCP Constraints 1

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	90		

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_BIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_DEBUG	PCI_55S	PCI	MCP_DEBUG<7..0>	13 19
PCI_AD	PCI_55S	PCI	PCI_AD<23..8>	13 19
PCI_AD24	PCI_55S	PCI	PCI_AD<24>	
PCI_AD	PCI_55S	PCI	PCI_AD<31..25>	
PCI_AD	PCI_55S	PCI	PCI_PAR	
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>	
PCI_CNTRL	PCI_55S	PCI	PCI_IRDY_L	
PCI_CNTRL	PCI_55S	PCI	PCI_DEVSEL_L	
PCI_CNTRL	PCI_55S	PCI	PCI_PERR_L	
PCI_CNTRL	PCI_55S	PCI	PCI_SERR_L	
PCI_CNTRL	PCI_55S	PCI	PCI_STOP_L	
PCI_CNTRL	PCI_55S	PCI	PCI_TRDY_L	
PCI_CNTRL	PCI_55S	PCI	PCI_FRAME_L	
PCI_REQ0_L	PCI_55S	PCI	PCI_REQ0_L	19
PCI_GNT0_L	PCI_55S	PCI	PCI_GNT0_L	19
PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L	19
PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L	19
PCI_INTW_L	PCI_55S	PCI	PCI_INTW_L	
PCI_INTX_L	PCI_55S	PCI	PCI_INTX_L	
PCI_INTY_L	PCI_55S	PCI	PCI_INTY_L	
PCI_INTZ_L	PCI_55S	PCI	PCI_INTZ_L	
MCP_PCI_CLK2	CLK_PCI_55S	CLK_PCI	PCI_CLK33M MCP_R	19
CLK_PCI_55S	CLK_PCI_55S	CLK_PCI	PCI_CLK33M MCP	19
LPC_AD	LPC_55S	LPC	LPC_AD<3..0>	19 42 44 84
LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_L	19 42 44 84
LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L	19 26 84
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC_R	19 26
CLK_LPC_55S	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC	26 42
CLK_LPC_55S	CLK_LPC_55S	CLK_LPC	LPC_CLK33M LPCPLUS	26 44
USB_EXTN	USB_90D	USB	USB_EXTN_P	20 40
USB_EXTN	USB_90D	USB	USB_EXTN_N	20 40
USB_EXTM	USB_90D	USB	USB_EXTM_MUXED_P	
USB_EXTM	USB_90D	USB	USB_EXTM_MUXED_N	
USB_MINIP	USB_90D	USB	NC USB_MINIP	9 20
USB_MININ	USB_90D	USB	NC USB_MININ	9 20
USB_EXTDP	USB_90D	USB	NC USB_EXTDP	9 20
USB_EXTDN	USB_90D	USB	NC USB_EXTDN	9 20
USB_CAMERA_P	USB_90D	USB	USB_CAMERA_P	7 20 31
USB_CAMERA_N	USB_90D	USB	USB_CAMERA_N	7 20 31
USB_BT_P	USB_90D	USB	USB_BT_P	7 20 31
USB_BT_N	USB_90D	USB	USB_BT_N	7 20 31
USB_TPAD_P	USB_90D	USB	USB_TPAD_P	20 50
USB_TPAD_N	USB_90D	USB	USB_TPAD_N	20 50
USB_IR_P	USB_90D	USB	USB_IR_P	20 41
USB_IR_N	USB_90D	USB	USB_IR_N	20 41
USB_EXTP_P	USB_90D	USB	USB_EXTP_P	20 40
USB_EXTP_N	USB_90D	USB	USB_EXTP_N	20 40
USB_EXCARDP	USB_90D	USB	NC USB_EXCARDP	9 20
USB_EXCARDN	USB_90D	USB	NC USB_EXCARDN	9 20
USB_EXTCP	USB_90D	USB	NC USB_EXTCP	9 20
USB_EXTCN	USB_90D	USB	NC USB_EXTCN	9 20
MCP_USB_BIAS	MCP_USB_BIAS		MCP_USB_BIAS_GND	20
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK	13 21 28 29 45
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA	13 21 28 29 45
SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS_MCP_1_CLK	21 45 60 85
SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS_MCP_1_DATA	21 45 60 85
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	21 55
HDA_BIT_CLK_R	HDA_55S	HDA	HDA_BIT_CLK_R	21
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	21 55
HDA_SYNC_R	HDA_55S	HDA	HDA_SYNC_R	21
HDA_RST_L	HDA_55S	HDA	HDA_RST_L	21
HDA_RST_R	HDA_55S	HDA	HDA_RST_R	21 55
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	21 55
HDA_SDIN_CODEC	HDA_55S	HDA	HDA_SDIN_CODEC	21 55
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	21 55
HDA_SDOUT_R	HDA_55S	HDA	HDA_SDOUT_R	21
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP		MCP_HDA_PULLDN_COMP	21
MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R	21 26
CLK_SLOW_55S	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK	26 42
SPI_CLK	SPI_55S	SPI	SPI_CLK_R	21 44
SPI_CLK	SPI_55S	SPI	SPI_CLK	54
SPI_MOSI	SPI_55S	SPI	SPI_MOSI_R	21 44
SPI_MOSI	SPI_55S	SPI	SPI_MOSI	54
SPI_MISO	SPI_55S	SPI	SPI_MISO	21 44
SPI_MISO	SPI_55S	SPI	SPI_MISO_R	54
SPI_CS0	SPI_55S	SPI	SPI_CS0_R_L	21 44
SPI_CS0	SPI_55S	SPI	SPI_CS0_L	21 44

MCP Constraints 2

SYNC_MASTER=MUXGFx SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	91		

MCP RGMI (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD	18
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND	18
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP CLK25M BUF0 R	18 34
	ENET_MII_55S	MCP_BUF0_CLK	RTL8211 CLK25M CKXTAL1	33 34
ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET_INTR_L	
ENET_MDIO	ENET_MII_55S	ENET_MII	ENET_MDIO	18 33
ENET_MDC	ENET_MII_55S	ENET_MII	ENET_MDC	18 33
ENET_PWRDWN_L	ENET_MII_55S	ENET_MII	ENET_PWRDWN_L	
	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK_R	33
ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK	18 33
	ENET_MII_55S	ENET_MII	ENET_RXD_R<3..0>	33
ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RXD<0>	18 33
ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<3..1>	18 33
ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RX_CTRL	18 33
ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK	18 33
ENET_TXD0	ENET_MII_55S	ENET_MII	ENET_TXD<0>	18 33
ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<3..1>	18 33
ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TX_CTRL	18 33
	ENET_MII_55S	ENET_MII	ENET_RESET_L	18 33
ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI P<3..0>	33 35
	ENET_MDI_100D	ENET_MDI	ENET MDI N<3..0>	33 35


Ethernet Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	92	97	

8

7

6

5

4

3

2

1

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

SD CARD INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_INTERFACE	*	=3X_DIELECTRIC	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
EW_P0_TPA	EW_110D	FW_TP	NC FW0 TPAP	36 38
EW_P0_TPB	EW_110D	FW_TP	NC FW0 TPAN	36 38
EW_P0_TPB	EW_110D	FW_TP	NC FW0 TPBP	36 38
EW_P0_TPB	EW_110D	FW_TP	NC FW0 TPBN	36 38
EW_P1_TPA	EW_110D	FW_TP	FW PORT1 TPA P	36 38
EW_P1_TPA	EW_110D	FW_TP	FW PORT1 TPA N	36 38
EW_P1_TPB	EW_110D	FW_TP	FW PORT1 TPB P	36 38
EW_P1_TPB	EW_110D	FW_TP	FW PORT1 TPB N	36 38
Port 2 Not Used				

SD CARD NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SD_DATA	SD_55S	SD_INTERFACE	SD D<0>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<1>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<2>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<3>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<4>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<5>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<6>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<7>	7 32
SD_CLK	SD_55S	SD_INTERFACE	SD CLK	7 32
SD_CMD	SD_55S	SD_INTERFACE	SD CMD	7 32

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

FireWire Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	93	97

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_55S	SMB	SMBUS_SMC_A_S3_SCL	7 31 42 45 51
SMBUS_SMC_A_S3_SDA	SMB_55S	SMB	SMBUS_SMC_A_S3_SDA	7 31 42 45 51
SMBUS_SMC_B_S0_SCL	SMB_55S	SMB	SMBUS_SMC_B_S0_SCL	42 45 48
SMBUS_SMC_B_S0_SDA	SMB_55S	SMB	SMBUS_SMC_B_S0_SDA	42 45 48
SMBUS_SMC_0_S0_SCL	SMB_55S	SMB	SMBUS_SMC_0_S0_SCL	42 45 48 53 78
SMBUS_SMC_0_S0_SDA	SMB_55S	SMB	SMBUS_SMC_0_S0_SDA	42 45 48 53 78
SMBUS_SMC_BSA_SCL	SMB_55S	SMB	SMBUS_SMC_BSA_SCL	7 42 45 51 52
SMBUS_SMC_BSA_SDA	SMB_55S	SMB	SMBUS_SMC_BSA_SDA	7 42 45 51 52
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL	27 39 42 45
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA	27 39 42 45

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	62
	1TO1_DIFFPAIR		CHGR_CSI_N	62
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	62
	1TO1_DIFFPAIR		CHGR_CSO_N	62

D

D

C

C

B

B

A

A


SMC Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT OF		
NONE	94 OF 97		

8

7

6

5

4

3

2

1

GDDR3 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR3_40R55SE	*	+40_OHM_SE	+40_OHM_SE	0.095 MM	12.7 MM	-STANDARD	-STANDARD
GDDR3_40SE	*	+40_OHM_SE	+40_OHM_SE	0.095 MM	+40_OHM_SE	-STANDARD	-STANDARD
GDDR3_80D	*	+40_OHM_DIFF	+40_OHM_DIFF	0.095 MM	+40_OHM_DIFF	+40_OHM_DIFF	+40_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR3_CLK	*	+2.511_SPACING	?
GDDR3_CMD	*	+2.511_SPACING	?
GDDR3_DATA	*	+2.511_SPACING	?
GDDR3_DQS	*	+2.511_SPACING	?

From T18 MXM:

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
LVDS_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	+3x_DIELECTRIC	?
LVDS	*	+3x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_V0D), Sections 2.5.3 & 2.5.4.

MUXGFX Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK P
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK N
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA P<2..0>
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA N<2..0>
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK P
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK N
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA P<2..0>
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA N<2..0>
LVDS_CONN_A_CLK_F_P	LVDS_100D	LVDS	LVDS CONN A CLK F P
LVDS_CONN_A_CLK_F_N	LVDS_100D	LVDS	LVDS CONN A CLK F N
LVDS_CONN_B_CLK_F_P	LVDS_100D	LVDS	LVDS CONN B CLK F P
LVDS_CONN_B_CLK_F_N	LVDS_100D	LVDS	LVDS CONN B CLK F N
LVDS_CONN_A_CLK_P	LVDS_100D	LVDS	LVDS CONN A CLK P
LVDS_CONN_A_CLK_N	LVDS_100D	LVDS	LVDS CONN A CLK N
LVDS_CONN_A_DATA_P<2..0>	LVDS_100D	LVDS	LVDS CONN A DATA P<2..0>
LVDS_CONN_A_DATA_N<2..0>	LVDS_100D	LVDS	LVDS CONN A DATA N<2..0>
LVDS_CONN_B_CLK_P	LVDS_100D	LVDS	LVDS CONN B CLK P
LVDS_CONN_B_CLK_N	LVDS_100D	LVDS	LVDS CONN B CLK N
LVDS_CONN_B_DATA_P<2..0>	LVDS_100D	LVDS	LVDS CONN B DATA P<2..0>
LVDS_CONN_B_DATA_N<2..0>	LVDS_100D	LVDS	LVDS CONN B DATA N<2..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML C P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML C N<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML N<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML CONN P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML CONN N<3..0>
DP_AUX_CH	DP_100D	DISPLAYPORT	DP AUX CH C P
DP_AUX_CH	DP_100D	DISPLAYPORT	DP AUX CH C N

GDDR3 FB A/B Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
FB_A_CLK_P	GDDR3_80D	GDDR3_CLK	FB A CLK P<0>
FB_A_CLK_P	GDDR3_80D	GDDR3_CLK	FB A CLK N<0>
FB_B_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<1>
FB_B_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK N<1>
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A MA<1..0>
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A MA<12..6>
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A BA<2..0>
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A RAS L
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A CAS L
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A WE L
FB_AB_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A UCKE
FB_AB_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A LCKE
FB_AB_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A LCKE L
FB_AB_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A DRAM RST
FB_A_CMD	GDDR3_40SE	GDDR3_CMD	FB A LMA<5..2>
FB_B_CMD	GDDR3_40SE	GDDR3_CMD	FB A UMA<5..2>
FB_A_WDQS0	GDDR3_40SE	GDDR3_DQS	FB A WDQS<0>
FB_A_WDQS1	GDDR3_40SE	GDDR3_DQS	FB A WDQS<1>
FB_A_WDQS2	GDDR3_40SE	GDDR3_DQS	FB A WDQS<2>
FB_A_WDQS3	GDDR3_40SE	GDDR3_DQS	FB A WDQS<3>
FB_A_RDQS0	GDDR3_40SE	GDDR3_DQS	FB A RDQS<0>
FB_A_RDQS1	GDDR3_40SE	GDDR3_DQS	FB A RDQS<1>
FB_A_RDQS2	GDDR3_40SE	GDDR3_DQS	FB A RDQS<2>
FB_A_RDQS3	GDDR3_40SE	GDDR3_DQS	FB A RDQS<3>
FB_A_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB A DQ<7..0>
FB_A_DQ_BYTE1	GDDR3_40SE	GDDR3_DATA	FB A DQ<15..8>
FB_A_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB A DQ<23..16>
FB_A_DQ_BYTE3	GDDR3_40SE	GDDR3_DATA	FB A DQ<31..24>
FB_A_DQM0	GDDR3_40SE	GDDR3_DATA	FB A DQM L<0>
FB_A_DQM1	GDDR3_40SE	GDDR3_DATA	FB A DQM L<1>
FB_A_DQM2	GDDR3_40SE	GDDR3_DATA	FB A DQM L<2>
FB_A_DQM3	GDDR3_40SE	GDDR3_DATA	FB A DQM L<3>
FB_B_WDQS0	GDDR3_40SE	GDDR3_DQS	FB B WDQS<4>
FB_B_WDQS1	GDDR3_40SE	GDDR3_DQS	FB B WDQS<5>
FB_B_WDQS2	GDDR3_40SE	GDDR3_DQS	FB B WDQS<6>
FB_B_WDQS3	GDDR3_40SE	GDDR3_DQS	FB B WDQS<7>
FB_B_RDQS0	GDDR3_40SE	GDDR3_DQS	FB B RDQS<4>
FB_B_RDQS1	GDDR3_40SE	GDDR3_DQS	FB B RDQS<5>
FB_B_RDQS2	GDDR3_40SE	GDDR3_DQS	FB B RDQS<6>
FB_B_RDQS3	GDDR3_40SE	GDDR3_DQS	FB B RDQS<7>
FB_B_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB B DQ<39..32>
FB_B_DQ_BYTE1	GDDR3_40SE	GDDR3_DATA	FB B DQ<47..40>
FB_B_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB B DQ<55..48>
FB_B_DQ_BYTE3	GDDR3_40SE	GDDR3_DATA	FB B DQ<63..56>
FB_B_DQM0	GDDR3_40SE	GDDR3_DATA	FB B DQM L<4>
FB_B_DQM1	GDDR3_40SE	GDDR3_DATA	FB B DQM L<5>
FB_B_DQM2	GDDR3_40SE	GDDR3_DATA	FB B DQM L<6>
FB_B_DQM3	GDDR3_40SE	GDDR3_DATA	FB B DQM L<7>

GDDR3 FB C/D Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
FB_C_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<0>
FB_C_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK N<0>
FB_D_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<1>
FB_D_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK N<1>
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B MA<1..0>
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B MA<12..6>
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B BA<2..0>
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B RAS L
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B CAS L
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B WE L
FB_CD_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B UCKE
FB_CD_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B LCKE
FB_CD_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B LCKE L
FB_CD_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B DRAM RST
FB_C_CMD	GDDR3_40SE	GDDR3_CMD	FB B LMA<5..2>
FB_D_CMD	GDDR3_40SE	GDDR3_CMD	FB B UMA<5..2>
FB_C_WDQS0	GDDR3_40SE	GDDR3_DQS	FB B WDQS<0>
FB_C_WDQS1	GDDR3_40SE	GDDR3_DQS	FB B WDQS<1>
FB_C_WDQS2	GDDR3_40SE	GDDR3_DQS	FB B WDQS<2>
FB_C_WDQS3	GDDR3_40SE	GDDR3_DQS	FB B WDQS<3>
FB_C_RDQS0	GDDR3_40SE	GDDR3_DQS	FB B RDQS<0>
FB_C_RDQS1	GDDR3_40SE	GDDR3_DQS	FB B RDQS<1>
FB_C_RDQS2	GDDR3_40SE	GDDR3_DQS	FB B RDQS<2>
FB_C_RDQS3	GDDR3_40SE	GDDR3_DQS	FB B RDQS<3>
FB_C_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB B DQ<7..0>
FB_C_DQ_BYTE1	GDDR3_40SE	GDDR3_DATA	FB B DQ<15..8>
FB_C_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB B DQ<23..16>
FB_C_DQ_BYTE3	GDDR3_40SE	GDDR3_DATA	FB B DQ<31..24>
FB_C_DQM0	GDDR3_40SE	GDDR3_DATA	FB B DQM L<0>
FB_C_DQM1	GDDR3_40SE	GDDR3_DATA	FB B DQM L<1>
FB_C_DQM2	GDDR3_40SE	GDDR3_DATA	FB B DQM L<2>
FB_C_DQM3	GDDR3_40SE	GDDR3_DATA	FB B DQM L<3>
FB_D_WDQS0	GDDR3_40SE	GDDR3_DQS	FB B WDQS<4>
FB_D_WDQS1	GDDR3_40SE	GDDR3_DQS	FB B WDQS<5>
FB_D_WDQS2	GDDR3_40SE	GDDR3_DQS	FB B WDQS<6>
FB_D_WDQS3	GDDR3_40SE	GDDR3_DQS	FB B WDQS<7>
FB_D_RDQS0	GDDR3_40SE	GDDR3_DQS	FB B RDQS<4>
FB_D_RDQS1	GDDR3_40SE	GDDR3_DQS	FB B RDQS<5>
FB_D_RDQS2	GDDR3_40SE	GDDR3_DQS	FB B RDQS<6>
FB_D_RDQS3	GDDR3_40SE	GDDR3_DQS	FB B RDQS<7>
FB_D_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB B DQ<39..32>
FB_D_DQ_BYTE1	GDDR3_40SE	GDDR3_DATA	FB B DQ<47..40>
FB_D_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB B DQ<55..48>
FB_D_DQ_BYTE3	GDDR3_40SE	GDDR3_DATA	FB B DQ<63..56>
FB_D_DQM0	GDDR3_40SE	GDDR3_DATA	FB B DQM L<4>
FB_D_DQM1	GDDR3_40SE	GDDR3_DATA	FB B DQM L<5>
FB_D_DQM2	GDDR3_40SE	GDDR3_DATA	FB B DQM L<6>
FB_D_DQM3	GDDR3_40SE	GDDR3_DATA	FB B DQM L<7>

G96 Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
GPU_CLK27M	CLK_SLOW_55S	CLK_SLOW	GPU CLK27M
GPU_CLK27M_SS	CLK_SLOW_55S	CLK_SLOW	GPU CLK27M SS
LVDS_EG_A_CLK_P	LVDS_100D	LVDS	LVDS EG A CLK P
LVDS_EG_A_CLK_N	LVDS_100D	LVDS	LVDS EG A CLK N
LVDS_EG_A_DATA_P<2..0>	LVDS_100D	LVDS	LVDS EG A DATA P<2..0>
LVDS_EG_A_DATA_N<2..0>	LVDS_100D	LVDS	LVDS EG A DATA N<2..0>
LVDS_EG_B_DATA_P<2..0>	LVDS_100D	LVDS	LVDS EG B DATA P<2..0>
LVDS_EG_B_DATA_N<2..0>	LVDS_100D	LVDS	LVDS EG B DATA N<2..0>
DP_ML	DP_100D	DISPLAYPORT	DP EG ML P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP EG ML N<3..0>
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUX CH P
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUX CH N
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUX CH C P
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUX CH C N

GPU (G96) CONSTRAINTS

SYNC_MASTER=MUXGFX SYNC_DATE=02/19/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	95	97



PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	+1:1_DIFFPAIR	+55_OHM_SR	+55_OHM_SR	+55_OHM_SR	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THERM_1T01_55S	*	+1:1_DIFFPAIR	+55_OHM_SR	+55_OHM_SR	+55_OHM_SR	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	*	+1:1_DIFFPAIR			+1:1_DIFFPAIR	+1:1_DIFFPAIR	+1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	+2:1_SPACING	?
THERM	*	+2:1_SPACING	?
AUDIO	*	+2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	+STANDARD	?
FP1V8_MEM	*	+STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2M4	*	0.20 MM	1000
PWR_P2M4	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2M4
MEM_CMD	GND	*	GND_P2M4
MEM_CTRL	GND	*	GND_P2M4
MEM_DATA	GND	*	GND_P2M4
MEM_DQS	GND	*	GND_P2M4

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2M4
PCIE	GND	*	GND_P2M4
SATA	GND	*	GND_P2M4
USB	GND	*	GND_P2M4
CLK_PCIE	SB_POWER	*	PWR_P2M4
SATA	SB_POWER	*	PWR_P2M4
USB	SB_POWER	*	PWR_P2M4

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2M4

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PSB	GND	*	GND_P2M4
CPU_COMP	GND	*	GND_P2M4
CPU_GTLREF	GND	*	GND_P2M4
CPU_VCCSENSE	GND	*	GND_P2M4
FSB_DSTR	FSB_DSTR	*	GND_P2M4

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2M4

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for GMCH fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_70D	BOTTOM			0.127 MM	6.35 MM		

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	BGA	100_DIFF_BGA
DP_100D	BGA	100_DIFF_BGA
SATA_100D	BGA	100_DIFF_BGA

PGA CONSTRAINT RELAXATIONS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PGA_50SE	*	Y	+50_OHM_SR	0.073 MM	+50_OHM_SR	+1:1_DIFFPAIR	0.073 MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FSB_50S	PGA	PGA_50SE
FSB_DSTR_50S	PGA	PGA_50SE
CPU_50S	PGA	PGA_50SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_DATA	*	PGA	PGA_CPU
FSB_DSTR	*	PGA	PGA_CPU
FSB_ADDR	*	PGA	PGA_CPU
FSB_ADSTR	*	PGA	PGA_CPU
FSB_LX	*	PGA	PGA_CPU
CPU_AGT1	*	PGA	PGA_CPU
CPU_BM1	*	PGA	PGA_CPU

K19 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
ENET_MDI_100D	ENETCONN	ENETCONN	ENETCONN P<3..0>
ENET_MDI_100D	ENETCONN	ENETCONN	ENETCONN N<3..0>
SATA_100D	SATA	SATA	SATA ODD R2D UF P
SATA_100D	SATA	SATA	SATA ODD R2D UF N
SATA_100D	SATA	SATA	SATA ODD D2R UF P
SATA_100D	SATA	SATA	SATA ODD D2R UF N
SATA_100D	SATA	SATA	SATA HDD D2R UF P
SATA_100D	SATA	SATA	SATA HDD D2R UF N
SATA_100D	SATA	SATA	SATA HDD R2D UF P
SATA_100D	SATA	SATA	SATA HDD R2D UF N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	GFXIMVP6 VSEN P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	GFXIMVP6 VSEN N
CPUTHMSNS_D2_DP	THERM_1T01_55S	THERM	CPUTHMSNS D2 P
CPUTHMSNS_D2_DP	THERM_1T01_55S	THERM	CPUTHMSNS D2 N
CPU_THERMD_DP	THERM_1T01_55S	THERM	CPU THERMD P
CPU_THERMD_DP	THERM_1T01_55S	THERM	CPU THERMD N
GPUTHMSNS_D_DP	THERM_1T01_55S	THERM	GPUTHMSNS D P
GPUTHMSNS_D_DP	THERM_1T01_55S	THERM	GPUTHMSNS D N
GPU_THERMD_DP	THERM_1T01_55S	THERM	GPU TDIODE P
GPU_THERMD_DP	THERM_1T01_55S	THERM	GPU TDIODE N
MCPHMSNS_D_DP	THERM_1T01_55S	THERM	MCPHMSNS D P
MCPHMSNS_D_DP	THERM_1T01_55S	THERM	MCPHMSNS D N
MCP_THERMD_DP	THERM_1T01_55S	THERM	MCP THMDIODE P
MCP_THERMD_DP	THERM_1T01_55S	THERM	MCP THMDIODE N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVTTISNS R P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVTTISNS R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	GPUISNS P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	GPUISNS N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVTT ISNS P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVTT ISNS N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GPU P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GPU N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS CPU P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS CPU N
SB_POWER	SB_POWER	PP3V3_S5	
SB_POWER	SB_POWER	PP3V3_S0	
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GPUISNS R P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GPUISNS R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS AIRPORT P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS AIRPORT N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS AIRPORT R P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS AIRPORT R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS 1V5 S3 R P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS 1V5 S3 R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS 1V5 S3 P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS 1V5 S3 N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS LCDBKLT P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS LCDBKLT N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS LCDBKLT R P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS LCDBKLT R N

K19 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
(PCIE_EXCARD)	PCIE_90D	PCIE	PCIE EXCARD R2D P
(PCIE_EXCARD)	PCIE_90D	PCIE	PCIE EXCARD R2D N
(PCIE_MINI)	PCIE_90D	PCIE	PCIE MINI R2D P
(PCIE_MINI)	PCIE_90D	PCIE	PCIE MINI R2D N
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI CONN P
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI CONN N
	1T01_DIFFPAIR		CHGR CSI R P
	1T01_DIFFPAIR		CHGR CSI R N
	1T01_DIFFPAIR		CHGR CSO R P
	1T01_DIFFPAIR		CHGR CSO R N
(USB_EXTA)	USB_90D	USB	USB2 EXTA MUXED P
(USB_EXTA)	USB_90D	USB	USB2 EXTA MUXED N
(USB_EXTA)	USB_90D	USB	USB2 LT1 P
(USB_EXTA)	USB_90D	USB	USB2 LT1 N
(USB_EXTA)	USB_90D	USB	USB TPAD R P
(USB_EXTA)	USB_90D	USB	USB TPAD R N
(USB_CAMERA)	USB_90D	USB	USB CAMERA CONN P
(USB_CAMERA)	USB_90D	USB	USB CAMERA CONN N
	USB_90D	USB	CONN USB2 BT P
	USB_90D	USB	CONN USB2 BT N
	USB_90D	USB	USB LT2 P
	USB_90D	USB	USB LT2 N
USB_CARDREADER	USB_90D	USB	USB CARDREADER P
USB_CARDREADER	USB_90D	USB	USB CARDREADER N
DP_100D	DISPLAYPORT		DP IG AUX CH C P
DP_100D	DISPLAYPORT		DP IG AUX CH C N
			GND
			GND
SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN L OUT P
SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN L OUT N
SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN S OUT P
SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN S OUT N
SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN R OUT P
SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN R OUT N
	DIFFPAIR	AUDIO	SPKRAMP L OUT P
	DIFFPAIR	AUDIO	SPKRAMP L OUT N
	DIFFPAIR	AUDIO	SPKRAMP R OUT P
	DIFFPAIR	AUDIO	SPKRAMP R OUT N
	DIFFPAIR	AUDIO	SPKRAMP S OUT P
	DIFFPAIR	AUDIO	SPKRAMP S OUT N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS ODD P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS ODD N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS ODD R P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS ODD R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS HDD P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS HDD N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS HDD R P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS HDD R N

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	0.09 MM	5.8 MM	OVERVERRIDE	OVERVERRIDE
MEM_40S_VDD	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	0.09 MM	5.8 MM	OVERVERRIDE	OVERVERRIDE
MEM_70D	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	0.09 MM	5.8 MM	OVERVERRIDE	OVERVERRIDE
MEM_70D_VDD	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	0.09 MM	100 MIL	OVERVERRIDE	OVERVERRIDE
PCIE_90D	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	0.09 MM	100 MIL	OVERVERRIDE	OVERVERRIDE
USB_90D	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	0.09 MM	500 MIL	OVERVERRIDE	OVERVERRIDE
MCP_DV_COMP	TOP	OVERVERRIDE	OVERVERRIDE	0.1 MM	500 MIL	OVERVERRIDE	OVERVERRIDE
MCP_MEM_COMP	TOP	OVERVERRIDE	OVERVERRIDE	0.1 MM	500 MIL	OVERVERRIDE	OVERVERRIDE
MCP_M11_COMP	TOP	OVERVERRIDE	OVERVERRIDE	0.1 MM	500 MIL	OVERVERRIDE	OVERVERRIDE
MCP_USB_RBIAS	TOP	OVERVERRIDE	OVERVERRIDE	0.1 MM	500 MIL	OVERVERRIDE	OVERVERRIDE
MCP_DV_COMP	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	0.25 MM	250 MIL	OVERVERRIDE	OVERVERRIDE
CPU_27P4S	BOTTOM	OVERVERRIDE	OVERVERRIDE	0.23 MM	100 MIL	OVERVERRIDE	OVERVERRIDE

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	ISL4, ISL9	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE
MEM_40S_VDD	ISL3, ISL10	N	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE
MEM_70D	ISL4, ISL9	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE
MEM_70D_VDD	ISL3, ISL10	N	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE

Ground-referenced memory signals (DQ,DQM,DQS) MAY route on ISL9 (VDD-referenced plane)but not next to VDD island.
 Forces power-referenced memory signals (CLK,ADDR,CTRL) to not route on ISL3, ISL4 & ISL10(GND-referenced planes).

Project Specific Constraints
 SYNC_MASTER=MUX9FX SYNC_DATE=02/21/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE			

K19 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, PDA				MM	16.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	+50_OHM_SE	+50_OHM_SE	31.6 MM	0 MM	0 MM
STANDARD	*	Y	-DEFAULT	-DEFAULT	10 MM	-DEFAULT	-DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.135 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
2704_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
2704_OHM_SE	*	Y	0.250 MM	0.250 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
70_OHM_DIFF	ISL3, ISL4	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL9, ISL10	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.170 MM	0.170 MM		0.150 MM	0.150 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.170 MM	0.095 MM		0.150 MM	0.150 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.095 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.115 MM	0.115 MM		0.230 MM	0.230 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.095 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	-DEFAULT	?
BGA_P1MM	*	-DEFAULT	?
BGA_P2MM	*	-DEFAULT	?
BGA_P3MM	*	-DEFAULT	?
PDA_CPU	*	0.073 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DTB	FSB_DTB	BGA	BGA_P1MM

NOTE: From T18 MLB, changed to reflect M99 stackup.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PCB Rule Definitions

SYNC_MASTER=M99_MLS SYNC_DATE=01/22/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	97		