

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

System Block Diagram

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER		REV.
D	051-6941		03
SCALE	SHT	OF	
NONE	2	103	



Power Block Diagram
SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	3	103	

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7207	PCBA, MULLET_128, M1	075-0137, 075-0139, 075-0140
630-7254	PCBA, MULLET_256, M1	075-0138, 075-0139, 075-0140
075-0137	128, MULLET, M1	VRAM_128
075-0138	256, MULLET, M1	VRAM_256, GPU_MEM_256M
075-0139	PROJ_PTS, MULLET, M1	ALTERNATE, COMMON, M1_COMMON1, M1_COMMON2, M1_DEBUG
075-0140	LEMENU_PTS, MULLET, M1	LEMENU

D

BOM GROUP	BOM OPTIONS
M1_COMMON1	CAMERA_S3, CPUCORE_2PIN, GPU_BB_CTL, GPUHM_A_GPU, INVERTER_BUF, KBDLED_HAS, LCD_CTL_GPU
M1_COMMON2	MEMVREF_S3, MEMVTT_EN_PU, PLTRST_GATE_STUFF, PROTO_ONLY, USB_C_OC_PU, USB_D_OC_PU
M1_DEBUG	DEVELOPMENT, ITP, LPCPLUS

Phantom BOM #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
075-0137	1	128, MULLET, M1	BOM1		075-0137
075-0138	1	256, MULLET, M1	BOM2		075-0138
075-0139	1	PROJ_PTS, MULLET, M1	BOM3		075-0139
075-0140	1	LEMENU_PTS, MULLET, M1	BOM4		075-0140

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U4102	CRITICAL	LEMENU

Alternate Parts

C

PART NUMBER	ALTERNATE FOR PART NUMBER	REFERENCE DESIGNATOR(S)	DESCRIPTION	BOM OPTION
998-1175	128S0074	C0935, C0950, C0952, C0953, C0954, C1900	470uF, 2.5V, 7mOhm	

B

A


D

C

B

A

BOM Configuration	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	4	103	

Functional Test Points

Power Supply NO_TESTS

NO_TEST		
<input type="checkbox"/>	TRUE	IMVP6_RBIAS 56
<input type="checkbox"/>	TRUE	IMVP6_COMP 56
<input type="checkbox"/>	TRUE	P5V5S_RUNSS 57 64
<input type="checkbox"/>	TRUE	P1V5S0_RUNSS 57 64
<input type="checkbox"/>	TRUE	P2V5S3_MODE 58
<input type="checkbox"/>	TRUE	P2V5S3_SHDNRT 58 64
<input type="checkbox"/>	TRUE	P1V2S3_RT 58
<input type="checkbox"/>	TRUE	P1V2S3_RUNSS 58 64
<input type="checkbox"/>	TRUE	P1V8S3_COMP 59
<input type="checkbox"/>	TRUE	P1V8S3_FSET 59
<input type="checkbox"/>	TRUE	P3V3S5_COMP 60
<input type="checkbox"/>	TRUE	P3V3S5_FSET 60
<input type="checkbox"/>	TRUE	P1V05S0_COMP 60
<input type="checkbox"/>	TRUE	P1V05S0_FSET 60
<input type="checkbox"/>	TRUE	P3V42G3H_FB 61
<input type="checkbox"/>	TRUE	GPUVCORE_COMP 66
<input type="checkbox"/>	TRUE	GPUVCORE_FSET 66
<input type="checkbox"/>	TRUE	GPUBBP_ADJ 66

CPU FSB NO_TESTS

NO_TEST		
<input type="checkbox"/>	TRUE	FSB_A_L<31..3> 7 12 76
<input type="checkbox"/>	TRUE	FSB_ADS_L 7 12 76
<input type="checkbox"/>	TRUE	FSB_ADSTB_L<1..0> 7 12 76
<input type="checkbox"/>	TRUE	FSB_BNR_L 7 12 76
<input type="checkbox"/>	TRUE	FSB_BREQ0_L 7 12 76
<input type="checkbox"/>	TRUE	FSB_D_L<63..0> 7 12 76
<input type="checkbox"/>	TRUE	FSB_DBSY_L 7 12 76
<input type="checkbox"/>	TRUE	FSB_DINV_L<3..0> 7 12 76
<input type="checkbox"/>	TRUE	FSB_DRDY_L 7 12 76
<input type="checkbox"/>	TRUE	FSB_DSTBN_L<3..0> 7 12 76
<input type="checkbox"/>	TRUE	FSB_DSTBP_L<3..0> 7 12 76
<input type="checkbox"/>	TRUE	FSB_HIT_L 7 12 76
<input type="checkbox"/>	TRUE	FSB_HITM_L 7 12 76
<input type="checkbox"/>	TRUE	FSB_LOCK_L 7 12 76
<input type="checkbox"/>	TRUE	FSB_REQ_L<4..0> 7 12 76

FUNC_TEST property removed since these test points are not on the proper side for Functional Test points.

Fan Connectors

FUNC_TEST		
<input type="checkbox"/>	=PP5V_S0_FAN_LT	53 62
<input type="checkbox"/>	FAN_LT_PWM	53
<input type="checkbox"/>	FAN_LT_TACH	53
<input type="checkbox"/>	FAN_RT_PWM	53
<input type="checkbox"/>	FAN_RT_TACH	53

LPC+ Debug Connector

FUNC_TEST			
<input type="checkbox"/>	TRUE	=PP3V3_S5_LPCPLUS 48 62	
<input type="checkbox"/>	TRUE	=PP5V_S0_LPCPLUS 48 62	
<input type="checkbox"/>	TRUE	LPC_AD<0>	21 46 48 55
<input type="checkbox"/>	TRUE	LPC_AD<1>	21 46 48 55
<input type="checkbox"/>	TRUE	LPC_FRAME_L	21 46 48 55
<input type="checkbox"/>	TRUE	PM_CLKRUN_L	23 39 46 48 55
<input type="checkbox"/>	TRUE	BOOT_LPC_SPI_L	22 47 48
<input type="checkbox"/>	TRUE	SMC_TMS	46 47 48
<input type="checkbox"/>	TRUE	DEBUG_RST_L	26 48
<input type="checkbox"/>	TRUE	SMC_TRST_L	46 48
<input type="checkbox"/>	TRUE	SMC_TDO	46 47 48
<input type="checkbox"/>	TRUE	SMC_MD1	46 48
<input type="checkbox"/>	TRUE	SMC_TX_L	46 47 48
<input type="checkbox"/>	TRUE	FWH_INIT_L	21 47 48
<input type="checkbox"/>	TRUE	PCI_CLK_PORTB0_LPC	34 48
<input type="checkbox"/>	TRUE	LPC_AD<2>	21 46 48 55
<input type="checkbox"/>	TRUE	LPC_AD<3>	21 46 48 55
<input type="checkbox"/>	TRUE	INT_SERIRQ	23 46 48 55
<input type="checkbox"/>	TRUE	PM_SUS_STAT_L	23 46 48 55
<input type="checkbox"/>	TRUE	SMC_TDI	46 47 48
<input type="checkbox"/>	TRUE	SMC_TCK	46 47 48
<input type="checkbox"/>	TRUE	SMC_RST_L	46 47 48
<input type="checkbox"/>	TRUE	SMC_NMI	46 48
<input type="checkbox"/>	TRUE	SMC_RX_L	46 47 48
<input type="checkbox"/>	TRUE	SV_SET_UP	23 48

Other Func Test Points

FUNC_TEST		
<input type="checkbox"/>	TRUE	=PP1V05_S0_REG 50 60 62

Battery Digital Connector

FUNC_TEST		
<input type="checkbox"/>	TRUE	SMC_BS_ALERT_L 46 47 63
<input type="checkbox"/>	TRUE	=SMBUS_BATT_SCL 27 63
<input type="checkbox"/>	TRUE	=SMBUS_BATT_SDA 27 63
<input type="checkbox"/>	TRUE	GND_BATT 63

Left I/O Data Connector

FUNC_TEST			
<input type="checkbox"/>	TRUE	=PP1V5_S0_LIO 44 62	
<input type="checkbox"/>	TRUE	=PPDCIN_G3H_LIO 44 62	
<input type="checkbox"/>	TRUE	=PP5V_S3_LIO 44 62	
<input type="checkbox"/>	TRUE	=PP3V42_G3H_LIO 44 62	
<input type="checkbox"/>	TRUE	PP5V_S0_AUDIO_PWR 44	
<input type="checkbox"/>	TRUE	PP5V_S0_AUDIO 44	
<input type="checkbox"/>	TRUE	GND_AUDIO_PWR 44	
<input type="checkbox"/>	TRUE	GND_AUDIO 44	
<input type="checkbox"/>	TRUE	ACZ_SDATAIN<0>	21 44 76
<input type="checkbox"/>	TRUE	ACZ_SDATAOUT	21 44 76
<input type="checkbox"/>	TRUE	ACZ_BITCLK	21 44 76
<input type="checkbox"/>	TRUE	ACZ_RST_L	21 44 76
<input type="checkbox"/>	TRUE	EXCARD_OC_L	6 44 47
<input type="checkbox"/>	TRUE	LTUSB_OC_L	6 44
<input type="checkbox"/>	TRUE	LIO_BATT_ISENSE	44 50
<input type="checkbox"/>	TRUE	SMC_SYS_ISET	44 46
<input type="checkbox"/>	TRUE	SMC_BATT_ISET	44 46
<input type="checkbox"/>	TRUE	SMC_BATT_CHG_EN	44 46 47
<input type="checkbox"/>	TRUE	SMC_BC_ACOK	44 46 47
<input type="checkbox"/>	TRUE	SMC_PS_ON	40 44 46 47
<input type="checkbox"/>	TRUE	LIO_P3V3S0_EN_L	44 64
<input type="checkbox"/>	TRUE	LIO_DCIN_ISENSE	44 50
<input type="checkbox"/>	TRUE	LIO_P3V3S3_EN	44 64
<input type="checkbox"/>	TRUE	SMC_BATT_TRICKLE_EN_L	44 46 47
<input type="checkbox"/>	TRUE	SYS_ONEWIRE	44 46 47
<input type="checkbox"/>	TRUE	MINI_CLKREQ_L	34 44
<input type="checkbox"/>	TRUE	SMC_EXCARD_CP	44 46 47
<input type="checkbox"/>	TRUE	EXCARD_CLKREQ_L	34 44
<input type="checkbox"/>	TRUE	SMC_EXCARD_PWR_EN	44 46
<input type="checkbox"/>	TRUE	LIO_PLT_RESET_L	26 44
<input type="checkbox"/>	TRUE	ACZ_SYNC	21 44 76
<input type="checkbox"/>	TRUE	=USB2_LT_N	6 44
<input type="checkbox"/>	TRUE	=USB2_LT_P	6 44
<input type="checkbox"/>	TRUE	=USB2_EXCARD_N	6 44
<input type="checkbox"/>	TRUE	=USB2_EXCARD_P	6 44
<input type="checkbox"/>	TRUE	=PCIE_EXCARD_R2D_N	44 45
<input type="checkbox"/>	TRUE	=PCIE_EXCARD_R2D_P	44 45
<input type="checkbox"/>	TRUE	=PCIE_EXCARD_D2R_N	44 45
<input type="checkbox"/>	TRUE	=PCIE_EXCARD_D2R_P	44 45
<input type="checkbox"/>	TRUE	PCIE_CLK100M_EXCARD_P	34 44
<input type="checkbox"/>	TRUE	PCIE_CLK100M_EXCARD_N	34 44
<input type="checkbox"/>	TRUE	=USB2_MINI_N	6 44
<input type="checkbox"/>	TRUE	=USB2_MINI_P	6 44
<input type="checkbox"/>	TRUE	=PCIE_MINI_R2D_N	44 45
<input type="checkbox"/>	TRUE	=PCIE_MINI_R2D_P	44 45
<input type="checkbox"/>	TRUE	=PCIE_MINI_D2R_N	44 45
<input type="checkbox"/>	TRUE	=PCIE_MINI_D2R_P	44 45
<input type="checkbox"/>	TRUE	PCIE_CLK100M_MINI_P	34 44
<input type="checkbox"/>	TRUE	PCIE_CLK100M_MINI_N	34 44
<input type="checkbox"/>	TRUE	=SMBUS_LIO_SMC_SCL	27 44
<input type="checkbox"/>	TRUE	=SMBUS_LIO_SMC_SDA	27 44
<input type="checkbox"/>	TRUE	=SMBUS_LIO_SB_SCL	27 44
<input type="checkbox"/>	TRUE	=SMBUS_LIO_SB_SDA	27 44
<input type="checkbox"/>	TRUE	PCIE_WAKE_L	23 37 44

Left I/O Power Connector

FUNC_TEST		
<input type="checkbox"/>	TRUE	=PPBUSA_G3H_LIO_CONN 62 63
<input type="checkbox"/>	TRUE	=PPBUSB_G3H_LIO_CONN 62 63
<input type="checkbox"/>	TRUE	GND

Request for at least 10 GND test points


Functional / ICT Test

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE: D	DRAWING NUMBER: 051-6941	REV.: 03
	SCALE: NONE	SHT: 5	OF: 103




CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9
 WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM*50
 SO THE TDI PULL UP THROUGH 54.9 OHM, TMS PULL UP THROUGH 54.9 OHM
 TCK PULL DOWN THROUGH 54.9 OHM (FOLLOW UP XDP DESIGN REFERENCE)

LAYOUT NOTE:
 COMP0,2 CONNECT WITH ZO=27.4OHM, MAKE
 TRACE LENGTH SHORTER THAN 0.5".
 COMP1,3 CONNECT WITH ZO=55OHM, MAKE
 TRACE LENGTH SHORTER THAN 0.5".

CPU 1 OF 2-FSB
 SYNC_MASTER=M42 SYNC_DATE=07/26/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHEET	OF	TOTAL SHEETS
NONE	7	103	



LEMENU
 =PPVCORE_S0_CPU (CPU CORE POWER)

vccp_1 V6
 vccp_2 G21
 vccp_3 J6
 vccp_4 K6
 vccp_5 M6
 vccp_6 J21
 vccp_7 K21
 vccp_8 M21
 vccp_9 N21
 vccp_10 N6
 vccp_11 R21
 vccp_12 R6
 vccp_13 T21
 vccp_14 T6
 vccp_15 V21
 vccp_16 W21
 =PP1V05_S0_CPU (CPU IO POWER 1.05V)

vcca B26
 [VCCA=1.5 ONLY]
 =PP1V5_S0_CPU (CPU INTERNAL PLL POWER 1.5V)

VID1 AF5 CPU VID<0>
 VID2 AE5 CPU VID<0>
 VID3 AF4 CPU VID<0>
 VID4 AE3 CPU VID<0>
 VIDS AF2 CPU VID<0>
 VID6 AE2 CPU VID<0>

AF7 CPU VCCSENSE_P
 AE7 CPU VCCSENSE_N

LAYOUT NOTE:
 CONNECT R0803 TO TP_VSSSENSE WITH NO STUB.

LAYOUT NOTE:
 CPU_VCCSENSE_P/CPU_VCCSENSE_N USE Z0=27.4 OHM DIFFERENTIAL TRACE ROUTING.


LAYOUT NOTE:
 PROVIDE A TEST POINT (WITH NO STUB) TO CONNECT A DIFFERENTIAL PROBE BETWEEN VCCSENSE AND VSSSENSE AT THE LOCATION WHERE THE TWO 54.9 OHM RESISTORS TERMINATE THE 55 OHM TRANSMISSION LINE

CPU 2 OF 2-PWR/GND
 SYNC_MASTER=M42 SYNC_DATE=07/26/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.		SIZE	DRAWING NUMBER	REV.
		D	051-6941	03
SCALE		SHT	OF	REV.
		NONE	8	103


CPU VCORE HF AND BULK DECOUPLING




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
128S0074	4	CAP,TANT,POLY,470UF,20%,2.5V,7MOHM,D2E	C0950,C0952,C0953,C0954	CRITICAL	CPUCORE_2PIN

Need to make sure we can do dual-footprint for 128S0068 & 128S0074!!!

VCCA (CPU AVdd) Decoupling



VCCP (CPU I/O) Decoupling




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
128S0074	1	CAP,TANT,POLY,470UF,20%,2.5V,7MOHM,D2E	C0935	CRITICAL	CPUCORE_2PIN

Need to make sure we can do dual-footprint for 128S0068 & 128S0074!!!

CPU VCORE VID Connections

Resistors to allow for override of CPU VID
Will probably be removed before production




CPU Decoupling & VID

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	9 OF		103



CPU MISC1-TEMP SENSOR

SYNC_MASTER=M42 SYNC_DATE=08/04/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	10	103	

CPU ITP700FLEX DEBUG SUPPORT




ITP TCK SIGNAL LAYOUT NOTE:
 ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
 TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO
 CONNECTOR'S FBO PIN.



CPU ITP700FLEX DEBUG

SYNC_MASTER=MSYNC_DATE=07/26/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		11	103



LEMENU U1200 945GM NB BGA (1 OF 10)		HOST	
76 7 5	FSB D L<0>	F1	HD0*
76 7 5	FSB D L<1>	J1	HD1*
76 7 5	FSB D L<2>	H1	HD2*
76 7 5	FSB D L<3>	J2	HD3*
76 7 5	FSB D L<4>	H3	HD4*
76 7 5	FSB D L<5>	K2	HD5*
76 7 5	FSB D L<6>	G1	HD6*
76 7 5	FSB D L<7>	G2	HD7*
76 7 5	FSB D L<8>	K9	HD8*
76 7 5	FSB D L<9>	K1	HD9*
76 7 5	FSB D L<10>	K7	HD10*
76 7 5	FSB D L<11>	J8	HD11*
76 7 5	FSB D L<12>	H4	HD12*
76 7 5	FSB D L<13>	J1	HD13*
76 7 5	FSB D L<14>	K11	HD14*
76 7 5	FSB D L<15>	G4	HD15*
76 7 5	FSB D L<16>	T10	HD16*
76 7 5	FSB D L<17>	W11	HD17*
76 7 5	FSB D L<18>	T3	HD18*
76 7 5	FSB D L<19>	U7	HD19*
76 7 5	FSB D L<20>	U9	HD20*
76 7 5	FSB D L<21>	U11	HD21*
76 7 5	FSB D L<22>	T11	HD22*
76 7 5	FSB D L<23>	W9	HD23*
76 7 5	FSB D L<24>	T1	HD24*
76 7 5	FSB D L<25>	T8	HD25*
76 7 5	FSB D L<26>	T4	HD26*
76 7 5	FSB D L<27>	W7	HD27*
76 7 5	FSB D L<28>	U5	HD28*
76 7 5	FSB D L<29>	T9	HD29*
76 7 5	FSB D L<30>	W6	HD30*
76 7 5	FSB D L<31>	T5	HD31*
76 7 5	FSB D L<32>	AB7	HD32*
76 7 5	FSB D L<33>	AA9	HD33*
76 7 5	FSB D L<34>	WA	HD34*
76 7 5	FSB D L<35>	W1	HD35*
76 7 5	FSB D L<36>	Y1	HD36*
76 7 5	FSB D L<37>	Y7	HD37*
76 7 5	FSB D L<38>	W8	HD38*
76 7 5	FSB D L<39>	Y10	HD39*
76 7 5	FSB D L<40>	AB8	HD40*
76 7 5	FSB D L<41>	W2	HD41*
76 7 5	FSB D L<42>	AA4	HD42*
76 7 5	FSB D L<43>	AA7	HD43*
76 7 5	FSB D L<44>	AA2	HD44*
76 7 5	FSB D L<45>	AA6	HD45*
76 7 5	FSB D L<46>	AA11	HD46*
76 7 5	FSB D L<47>	Y8	HD47*
76 7 5	FSB D L<48>	AA1	HD48*
76 7 5	FSB D L<49>	AB4	HD49*
76 7 5	FSB D L<50>	AC9	HD50*
76 7 5	FSB D L<51>	AB11	HD51*
76 7 5	FSB D L<52>	AC11	HD52*
76 7 5	FSB D L<53>	AB3	HD53*
76 7 5	FSB D L<54>	AC2	HD54*
76 7 5	FSB D L<55>	AD1	HD55*
76 7 5	FSB D L<56>	AD2	HD56*
76 7 5	FSB D L<57>	AC1	HD57*
76 7 5	FSB D L<58>	AD7	HD58*
76 7 5	FSB D L<59>	AC6	HD59*
76 7 5	FSB D L<60>	AB5	HD60*
76 7 5	FSB D L<61>	AD10	HD61*
76 7 5	FSB D L<62>	AD4	HD62*
76 7 5	FSB D L<63>	AC8	HD63*
	NB FSB XRCOMP	E1	HXRCOMP
	NB FSB XSCOMP	E2	HXSCOMP
	NB FSB XSWING	E4	HXSWING
	NB FSB YRCOMP	Y1	HXRCOMP
	NB FSB YSCOMP	U1	HXSCOMP
	NB FSB YSWING	W1	HXSWING
34	FSB CLK NB P	AG2	HCLKIN
34	FSB CLK NB N	AG1	HCLKIN*
	HADS*	E8	FSB ADS L
	HADSTB0*	B9	FSB ADSTB L<0>
	HADSTB1*	C13	FSB ADSTB L<1>
	HAVREF	J13	NB FSB VREF
	HBNR*	C6	FSB BNR L
	HBPRI*	E6	FSB BPRI L
	HBREQ0*	C7	FSB BREQ0 L
	HCPUST*	B7	FSB CPURST L
	HDBSY*	A7	FSB DBSY L
	HDEFER*	C3	FSB DEFER L
	HDPWR*	J9	FSB DPWR L
	HDRDY*	H8	FSB DRDY L
	HDRVREF	K13	
	HDINV0*	J7	FSB DINV L<0>
	HDINV1*	W8	FSB DINV L<1>
	HDINV2*	U3	FSB DINV L<2>
	HDINV3*	AB10	FSB DINV L<3>
	HDSTBN0*	K4	FSB DSTBN L<0>
	HDSTBN1*	T7	FSB DSTBN L<1>
	HDSTBN2*	Y5	FSB DSTBN L<2>
	HDSTBN3*	AC4	FSB DSTBN L<3>
	HDSTBP0*	K3	FSB DSTBP L<0>
	HDSTBP1*	T6	FSB DSTBP L<1>
	HDSTBP2*	AA5	FSB DSTBP L<2>
	HDSTBP3*	AC5	FSB DSTBP L<3>
	HHIT*	D3	FSB HIT L
	HHITM*	D4	FSB HITM L
	HLOCK*	B3	FSB LOCK L
	HREQ0*	D8	FSB REQ L<0>
	HREQ1*	G8	FSB REQ L<1>
	HREQ2*	B8	FSB REQ L<2>
	HREQ3*	E8	FSB REQ L<3>
	HREQ4*	A8	FSB REQ L<4>
	HRS0*	B4	FSB RS L<0>
	HRS1*	E6	FSB RS L<1>
	HRS2*	D6	FSB RS L<2>
	HSLPCPU*	E3	FSB SLPCPU L
	HTRDY*	E7	FSB TRDY L



NB CPU Interface

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	12		103



NB Misc Interfaces
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	14		103



NB DDR2 Interfaces
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	15	103	


NCTF balls are Not Critical To Function
 These connections can break without
 impacting part performance.



NB Power 1
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHEET OF		
NONE	16 OF 103		



NB Power 2

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHT OF 17	OF 103



NB Grounds

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHEET 18	OF 103

Power Interface

These are the power signals that leave the NB "block"


Rail Totals:

2310mA Max?	=PPVCORE_S0_NB	16 19 62	1500mA Max
	=PP1V05_S0_FSB_NB	13 34 62	10mA Max?
	=PP1V05_S0_NB_VTT	17 19 62	800mA Max
	=PP1V05_S0_NB_CRT	19 62	?mA Max
3674mA Max	=PP1V5_S0_NB	62	?mA Max
	=PP1V5_S0_NB_3G	19 62	>1500mA Max
	=PP1V5_S0_NB_3GPLL	19 62	
	=PP1V5_S0_NB_PCIE	13 62	?mA Max
	=PP1V5_S0_NB_PLL	19 62	100mA Max
	=PP1V5_S0_NB_TVDAC	19 62	24mA Max
	=PP1V5_S0_NB_VCCD_HMPLL	17 62	150mA Max
	=PP1V5_S0_NB_VCCAUX	16 17 19 62	1900mA Max
3200mA Max	=PP1V8_S3_MEM_NB	14 16 62	3200mA Max
132mA Max	=PP2V5_S0_NB_VCCSYN	17 19	70mA Max
	=PP2V5_S0_NB_VCC_TXLVDS	17 19	60mA Max
	=PP2V5_S0_NB_VCCA_3GBG	17 19 62	2mA Max
40mA Max?	=PP3V3_S0_NB	14 20 62	?mA Max
	=PP3V3_S0_NB_VCC_HV	17 19 62	40mA Max




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
128S0074	1	CAP,TANT,POLY,470UF,20%,2.5V,7MOHM,D2E	C1900	CRITICAL	CPUCORE_2PIN

Need to make sure we can do dual-footprint for 128S0068 & 128S0074!!!



NB (GM) Decoupling
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB_CFG<3>	RESERVED
-----------	----------

Internal pull-ups

NB_CFG<13:12>	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal Operation
---------------	--

NB_CFG<4>	RESERVED
-----------	----------

NB_CFG<14>	RESERVED
------------	----------

¹⁴ NB_CFG<5>
Internal pull-up

NB_CFG<5>	High = DMIx4 DMI x2 Select Low = DMIx2
-----------	--

PROBABLY NOT NEEDED

NBCFG_DMI_X2
R2075
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<15>	RESERVED
------------	----------

NB_CFG<6>	RESERVED
-----------	----------

¹⁴ NB_CFG<16>
Internal pull-up

NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
------------	--

NBCFG_DYN_ODT_DISABLE
R2085
2.2K
5%
1/16W
MF-LF
2402

¹⁴ NB_CFG<7>
Internal pull-up

NB_CFG<7>	High = Mobile CPU CPU Strap Low = RESERVED
-----------	--

NO STUFF
R2077
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<17>	RESERVED
------------	----------

NB_CFG<8>	RESERVED
-----------	----------

¹⁴ NB_CFG<18>
Internal pull-down

NB_CFG<18>	High = 1.5V VCC Select Low = 1.05V
------------	--

=PP3V3_S0_NB
NBCFG_VCC_1V5
R2058
2.2K
5%
1/16W
MF-LF
2402

¹⁴ NB_CFG<9>
Internal pull-up

NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
-----------	---

NBCFG_PEG_REVERSE
R2079
2.2K
5%
1/16W
MF-LF
2402

¹⁴ NB_CFG<19>
Internal pull-down

NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
------------	---

=PP3V3_S0_NB
NBCFG_DMI_REVERSE
R2059
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<10>	RESERVED
------------	----------

945 External Design Spec says reserved

¹⁴ NB_CFG<20>
Internal pull-down

NB_CFG<20>	High = Both active PCIe Backward Interop. Mode Low = Only SDVO or PCIe x1
------------	---

PROBABLY NOT NEEDED

=PP3V3_S0_NB
NBCFG_SDVO_AND_PCIE
R2060
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<11>	RESERVED
------------	----------

NB Config Straps

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	20		103



NOTE: EE_CS HAS INTERNAL PD, ONLY ENABLED WHEN LAN_RST#=L

NOTE:
POR IS SMC WILL PUT LAN INT'F
INTO RESET STATE TO SAVE PWR.
INTEL CONFIRMS OK TO LEAVE PINS AS NC

NOTE: LAD<0-3> HAVE INTERNAL 20K PU

NOTE: LDRQ<0-1># HAVE INTERNAL 20K PU

NOTE: PULLED UP PER INTEL

NOTE: KEYBOARD CONTROLLER RESET CPU

NOTE: DD<7> HAS INTERNAL 11.5K PD

NOTE:
SPEC SAYS WEAK PU IS REQUIRED
BUT CAPELL VALLEY USES 56.9 OHM
CHECK WITH INTEL

NOTE: R2108=56 IN CV.
CHANGED TO 54.9 FOR
BOM CONSOLIDATION

NOTE: R2108=56 IN CV.
CHANGED TO 54.9 FOR
BOM CONSOLIDATION

LAYOUT NOTE: R2107 TO BE
< 2 IN OF \$B

NOTE: DDREQ HAS INTERNAL 11.5K PD


NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_RST#	INTERNAL 20K PD - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SDIN[0:2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		21	103




LAYOUT NOTE:
PLACE R2203 < 1/2 IN FROM SB

LAYOUT NOTE:
PLACE R2204 < 1/2 IN FROM SB

NOTE: INT 20-31# HAVE INT 20K PU ENABLED ONLY WHEN PCIRST# = 0 AND FWOK = H

NOTE: NOT PLANNED TO GO TO LPC+ CONN




BOM NOTE:
NO STUFF - DEFAULT
STUFF - A16 SWAP OVERRIDE (STRAPPED TO TOP-BLOCK SWAP MODE) TARGETING FW BIOS SPACEY



SB: 2 OF 4

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	22		103



LEMENU

U2100 ICH7-M SB BGA (2 OF 6)

PCI


INT I/F

MISC

NOTE: CHANGE SYMBOL TO RSVD[1-9] TO RSVD3

39	PCI AD<0> E18	AD0	REQ0*	D7	TP PCI REQ0
39	PCI AD<1> C18	AD1	GNT0*	E7	TP PCI GNT0
39	PCI AD<2> A16	AD2	REQ1*	C16	TP PCI REQ1
39	PCI AD<3> F18	AD3	GNT1*	D16	TP PCI GNT1
39	PCI AD<4> E16	AD4	REQ2*	C17	TP PCI REQ2
39	PCI AD<5> A18	AD5	GNT2*	D17	TP PCI GNT2
39	PCI AD<6> E17	AD6	REQ3*	E13	TP PCI REQ3
39	PCI AD<7> A17	AD7	GNT3*	F13	TP PCI GNT3
39	PCI AD<8> A15	AD8	REQ4*/GPIO22	A13	TP SB GPIO22
39	PCI AD<9> C14	AD9	GNT4*/GPIO48	A14	TP SB GPIO23
39	PCI AD<10> B14	AD10	GPIO1/REQ5*	C8	TP SB GPIO24
39	PCI AD<11> D14	AD11	GPIO17/GNT5*	D8	TP SB GPIO25
39	PCI AD<12> B12	AD12			
39	PCI AD<13> D13	AD13			
39	PCI AD<14> B15	AD14			
39	PCI AD<15> D13	AD15			
39	PCI AD<16> B12	AD16			
39	PCI AD<17> D11	AD17			
39	PCI AD<18> B11	AD18			
39	PCI AD<19> A11	AD19			
39	PCI AD<20> B10	AD20			
39	PCI AD<21> E11	AD21			
39	PCI AD<22> F10	AD22			
39	PCI AD<23> E9	AD23			
39	PCI AD<24> D9	AD24			
39	PCI AD<25> B9	AD25			
39	PCI AD<26> A8	AD26			
39	PCI AD<27> A6	AD27			
39	PCI AD<28> C7	AD28			
39	PCI AD<29> B6	AD29			
39	PCI AD<30> F6	AD30			
39	PCI AD<31> D6	AD31			
39	PCI FRAME F16	FRAME*			
26	INT PIROA A3	PIRQA*	GPIO2/PIRQ*	G8	TP SB GPIO26
26	INT PIROB B4	PIRQB*	GPIO3/PIRQ*	F7	TP SB GPIO27
26	INT PIROC C5	PIRQC*	GPIO4/PIRQ*	F8	TP SB GPIO28
26	INT PIROD D5	PIRQD*	GPIO5/PIRQ*	G7	TP SB GPIO29
	TP SB XOR AE5	AE5	RSVD0	AE9	TP SB XOR AE9
	TP SB XOR AD5	AD5	RSVD1	AG8	TP SB XOR AG8
	TP SB XOR AG4	AG4	RSVD2	AH8	TP SB XOR AH8
	TP SB XOR AH4	AH4	RSVD3	F21	TP SB RSVD24 (INTERNAL 20K PU)
	TP SB XOR AD9	AD9	RSVD4	AH20	TP SB SYNC L

SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHT OF	
NONE	22	



NOTE FOR R2323 (DEF=NOSTUFF)
STRAPPING # PWROK RISING:
SB WILL DISABLE TCO TIMER
SYSTEM REBOOT FEATURE


NOTE FOR GPIO25:
- HAS INTERNAL 20K PU, ENABLED DURING RSMRST# AND DISABLED WITHIN 100MS AFTER RSMRST# DEASSERTS
- CAN NOT BE LOW FOR 35US AFTER RSMRST# ON BOOT (DMI AC COUPLING MODE STRAP)

LAYOUT NOTE:
PLACE R2306-14 WHERE PHYSICALLY ACCESSIBLE

SB: 3 OF 4

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	23		103




SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHEET OF	
NONE	24 103	




SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHEET		OF
NONE	25		103

RTC Battery Connector






22	PCI FRAME L	R2623	1	2	8.2K
22	PCI IRDY L	R2624	1	2	8.2K
22	PCI TRDY L	R2625	1	2	8.2K
22	PCI STOP L	R2626	1	2	8.2K
22	PCI SERR L	R2627	1	2	8.2K
22	PCI DEVSEL L	R2628	1	2	8.2K
22	PCI PERR L	R2630	1	2	8.2K
22	PCI LOCK L	R2629	1	2	8.2K
22	PCI REQ0 L	R2632	1	2	8.2K
22	PCI REQ1 L	R2631	1	2	8.2K
22	PCI REQ2 L	R2633	1	2	8.2K
22	PCI REQ3 L	R2634	1	2	8.2K
22	INT PIROA L	R2637	1	2	8.2K
22	INT PIROB L	R2636	1	2	8.2K
22	INT PIROC L	R2638	1	2	8.2K
22	INT PIROD L	R2639	1	2	8.2K
22	SB GPIO2	R2640	1	2	8.2K
22	SB GPIO3	R2642	1	2	8.2K
22	SB GPIO4	R2641	1	2	8.2K

SB RTC Crystal Circuit



This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.
Silk: "SYS RST"


Platform Reset Connections




SB Misc
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	26		103


ICH7-M SMBus Connections




SMC "0" SMBus Connections




SMC "A" SMBus Connections




SMC "B" SMBus Connections



SMC "Battery A" SMBus Connections



SMC "Battery B" SMBus Connections



M1 SMBus Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHEET		OF
NONE	27		103

Page Notes


Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMB_SCL
 - =I2C_SODIMMB_SDA



BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.

"Lower" (thru-hole) slot



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHEET 29	OF 103

8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors



Memory Active Termination

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHT	OF
NONE	30	103

8

7

6

5

4

3

2

1


Page Notes

Power aliases required by this page:
 - =PP5V_S0_MEMVTT
 - =PP1V8_S0_MEMVTT
 - =PP0V9_S0_MEMVTT_LDO

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

DDR2 Vtt Regulator



Memory Vtt Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHT	OF
NONE	31	103



DDR2 Vref
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	32 OF		103



NEED TO CHECK CAP VALUE

(EACH POWER PIN PLACED ONE 0.1UF)
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

(FROM ICH7 GPIO18 STPPCI*)
(FROM ICH7 GPIO20 STPCPU*)

(CPU HOST 133/167MHZ)

(GMCH HOST 133/167MHZ)

(ITP HOST 133/167MHZ)

(GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)

(GPU PCI-E 100 MHZ)

NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?
(ICH7M DMI 100 MHZ)

(FOR PCI-E CARD)

(ICH SATA 100 MHZ)
(FROM ICH7 GPIO35 SIGNAL NAME WILL BE CHANGED TO SIO REMOVE 100M FROM SIGNAL NAME)

(GMCH G_CLKIN 100 MHZ)
(FROM GMCH CLK_REQ*)

(WIRELESS PCI-E 100 MHZ)

(NOT USED)

(GIGA LAN PCI-E 100 MHZ)

(GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)

(FROM CPU VCORE PWR GOOD)

(ICH7M USB 48MHZ)

(ICH7M, SIO, LPC REF. 14.318MHZ)

FCTSEL	FCTSEL0	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST*
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	27M_NON_SPREAD	27M_SPREAD	SRCT0	SRCC0
1	1	OFF	LOW	SRCT0	SRCC0

* FOR EXT. GRAPHIC SYSTEM

CLOCKS


SYNC_MASTER=MSYNC_DATE=08/04/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	33	103	



NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
0	0	0	0	266M
0	0	1	1	133M
0	1	0	0	166M
0	1	1	1	200M
1	0	0	0	100M
1	0	1	1	333M
1	1	0	0	400M
1	1	1	1	RESERVED

NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

Clock Termination
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	34	103	

8

7

6

5

4

3


2

1

D

D


TPM Crystal Circuit



C

C

SMC G3Hot Oscillator



B

B

A

A

Mobile Clocking
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	37 OF		103

8

7

6

5


4

3


2

1


IDE (ODD) Connector



22 SB GPIO5 = ODD_PWR_EN L
Should get SB page updated.




- 21 SATA_A_R2D_C_P == TP_SATA_A_R2DP
MAKE_BASE=TRUE
- 21 SATA_A_R2D_C_N == TP_SATA_A_R2DN
MAKE_BASE=TRUE
- 21 SATA_A_D2R_P == TP_SATA_A_D2RP
MAKE_BASE=TRUE
- 21 SATA_A_D2R_N == TP_SATA_A_D2RN
MAKE_BASE=TRUE



PATA Connector
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		REV.
NONE	38 OF 103		



ETHERNET CONTROLLER
 SYNC_MASTER=M42 SYNC_DATE=08/04/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHEET OF		
NONE	41		103

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
BY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
ETHERNET	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
PHY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D


Page Notes

Power aliases required by this page:
 - =PP2V5_ENET
 - =GND_CHASSIS_ENET

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	42	103	

PAGE NOTES

INPUT
=PP3V3_S0_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
=PP3V3_S0_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
PCI_GNT3_L - PCI GRANT FROM SB
PCI_CLK_FW - NEED TO REFERENCE TO ALIAS PAGE
PCI_RST_L - PCI RESET FROM SB
FW_PC0 - FIREWIRE POWER CLASS IDENTIFIER

INPUT/OUTPUT

PCI_AD<0..31>, PCI_C_BE_L<0..3>, PCI_FRAME_L, PCI_IRDY_L, PCI_TRDY_L,
PCI_DEVSEL_L, PCI_STOP_L, PCI_PAR, PCI_PERR_L, PCI_SERR_L
FW_A_TPA_P/N, FW_A_TPB_P/N, FW_A_TPBIAS - PORT 0 FIREWIRE DIFF PAIRS
FW_B_TPA_P/N, FW_B_TPB_P/N, FW_B_TPBIAS - PORT 1 FIREWIRE DIFF PAIRS
FW_C_TPA_P/N, FW_C_TPB_P/N, FW_C_TPBIAS - PORT 2 FIREWIRE DIFF PAIRS

OUTPUT

PCI_REQ3_L - PCI REQUEST TO SB
PM_CLKRUN_L - CLOCK-RUN PCI PROTOCOL
INT_PIROD_L - INTERRUPT TO SB
PCI_PME_FW_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)

PAGE HISTORY

5/18/2005 - FIRST REVISION OF PAGE
6/22/2005 - BGA VERSION OF FW32306 ADDED
6/22/2005 - CHANGED PIN 1 TO INT_PIROD (PER ARCHITECTURAL DEFINITION)
6/22/2005 - CHANGED INT_PIROD TO REQ3/PER ARCHITECTURAL DEFINITION
6/22/2005 - ADDED LINK_DOWN_ON_RST* AND REMOVED CONNECTION TO PLT_RST_L
6/22/2005 - REMOVED CONSTRAINT SETS AS THEY WILL BE MANAGED ON BOARD SIDE
6/22/2005 - REMOVED C4421 - REDUNDANT
7/26/2005 - BEING OUT PCI CONNECTION TO BE CONNECTED ON PORT PAGE
CONNECTED PIN E10 TO GND

MOBILE TURNS OFF CONTROLLER POWER DURING SLEEP
=PP3V3_S0_FW

D

D

C


C

B

B

A

A



CONNECT TO VDD FOR 3.3V OPERATION

R4431 1/18 22k MF 402

THIS IS FROM ICH7M

197S0030 3.2MMX2.5MM
R4400 390
Y4403 24.576MHZ
C4411 22PF
C4412 22PF
NEED TO CHECK CRYSTAL LOAD CAPACITANCE

SPEC RECOMMENDS
R4452 2.49K
R4420 510K

MODE_420 M5
MODE_A B6
MODE FOR EXTERNAL LINK
FW_PC0
DUAL PORT DEVICES ARE POWER CLASS 4 ('100')
SINGLE PORT DEVICES ARE POWER CLASS 0 ('000')

CONTENDER B1
CARDBUSN E10
LOW = NOT BUS MANAGER
LOW = PCI OPERATION

MANUFACTURING TEST PINS
TEST0 C2
TEST1 C1
A4
A3
A2
B3

FIREWIRE CONTROLLER
SYNC_MASTER=MS
SYNC_DATE=07/26/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns for Apple Computer Inc., Drawing Number (051-6941), Scale (NONE), Sheet (44), and Total Sheets (103).


Page Notes

Power aliases required by this page:
 - =PPBUS_S0_FWPWRSW (system supply for bus power)
 - =PP3V3_S0_FWPORPTPWRSW

Signal aliases required by this page:
 - =FWPWR_PWRON (see related text note below)

BOM options provided by this page:
 (NONE)

Port Power Switch



FireWire Port Power
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	45	103	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	FW	FW_110D
BY	FW	FW_110D
PHY	FW	FW_110D
PAGE	FW	FW_110D

Page Notes

Power aliases required by this page:
 - =PPFW_PORT1
 - =PP3V3_FW
 - =GND_CHASSIS_FW_PORT1


Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)




"Snapback" & "Late VG" Protection




2nd TPA/TPB pair unused

3rd TPA/TPB pair unused

- 39 FW B TPBIAS == NC FW B TPBIAS
MAKE_BASE=TRUE
NO_TEST=YES
- 39 FW B TPA P == NC FW B TPAP
MAKE_BASE=TRUE
NO_TEST=YES
- 39 FW B TPA N == NC FW B TPAN
MAKE_BASE=TRUE
NO_TEST=YES
- 39 FW B TPB P == NC FW B TPBP
MAKE_BASE=TRUE
NO_TEST=YES
- 39 FW B TPB N == NC FW B TPBN
MAKE_BASE=TRUE
NO_TEST=YES
- 39 FW C TPBIAS == NC FW C TPBIAS
MAKE_BASE=TRUE
NO_TEST=YES
- 39 FW C TPA P == NC FW C TPAP
MAKE_BASE=TRUE
NO_TEST=YES
- 39 FW C TPA N == NC FW C TPAN
MAKE_BASE=TRUE
NO_TEST=YES
- 39 FW C TPB P == NC FW C TPBP
MAKE_BASE=TRUE
NO_TEST=YES
- 39 FW C TPB N == NC FW C TPBN
MAKE_BASE=TRUE
NO_TEST=YES



Late-VG Protection Power



Caps may not be necessary at all.
 NO STUFFed for the moment.

FireWire Ports		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	46	103	

8

7

6

5

4

3

2


1

D

D

Top-Case Connector


(Pinout is almost fixed)



C

C


Camera Connector



B

B

Bluetooth (M13P) & SATA HDD Flex Connector



A

A

Internal USB Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	49	103	

8

7

6

5

4

3


2

1

8 7 6 5 4 3 2 1

Port Power Switch

Right USB Port



Place L5200, L5205 and L5206 across moat

D

D

C

C

B

B

A

A

External USB Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHT	OF
NONE	52	103

8 7 6 5 4 3 2 1

Left I/O Board Connector



Left I/O Board Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	55 OF		103

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A


A

PCI-E x1 Port "A" = Ethernet (Yukon)


PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard




PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused



PCI-E Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE		SHT	OF
NONE		57	103

8

7

6


5

4

3

2

1



8 7 6 5 4 3 2 1

D

C

B

A

D

C

B

A

LEMENU		
U5800 SMC_H8S2116 BGA (1 OF 4)		
21	PM LAN ENABLE	B12 P10
26	SMC_RSTGATE_L	C13 P11
64	ALL_SYS_PWRGD	A15 P12
47	RSMRST_PWRGD	B14 P13
23	SMC_SB_NMI	B15 P14
47	PM_RSMRST_L	C14 P15
56	IMVP_VR_ON	D12 P16
23	PM_PWRBTN_L	C15 P17
47	SMC_P20	D13 P20
47	SMC_P21	D14 P21
47	SMC_P22	D15 P22
47	SMC_P23	E12 P23
47	SMC_BATT_TRICKLE_EN_L	E14 P24
47	SMC_BATT_CHG_EN	E15 P25
47	SMC_P26	E13 P26
47	SMC_P27	F14 P27
55	LPC_AD<0>	D9 P30/LAD0
55	LPC_AD<1>	C9 P31/LAD1
55	LPC_AD<2>	A9 P32/LAD2
55	LPC_AD<3>	B9 P33/LAD3
55	LPC_FRAME_L	D8 P34/LFRAME*
26	SMC_LRESET_L	C8 P35/LRESET*
34	PCI_CLK_SMC	A8 P36/LCLK
55	INT_SERIRQ	D7 P37/SERIRQ
74	SMC_DISPLAY_ENABLE	A5 P40/TMIO
47	SMC_P41	B5 P41/TM00
27	SMB_BSB_DATA	D5 P42/SDA1
47	SMC_TPM_PP	C3 P43/TMI1/EXSCK1
47	SMC_P44	B1 P44/TM01
74	SMC_BKLIGHT_ENABLE	C2 P45
47	SMC_SYS_LED	D3 P46/PWX0/PWM0
52	SMC_SYS_KBLED	C1 P47/PWX1/PWM1
48	SMC_TX_L	G1 P50
48	SMC_RX_L	G4 P51
27	SMB_0_S0_CLK	F2 P52/SCL0

LEMENU		
U5800 SMC_H8S2116 BGA (4 OF 4)		
G3	NC0	NC12 E15
H3	NC1	NC13 A14
K3	NC2	NC14 C12
L3	NC3	NC15 C10
N4	NC4	NC16 C5
M5	NC5	NC17 A3
N7	NC6	NC18 B8
M12	NC7	NC19 E4
M13	NC8	NC20 H4
L12	NC9	NC21 M9
K15	NC10	NC22 N8
J14	NC11	

LEMENU		
U5800 SMC_H8S2116 BGA (2 OF 4)		
21	SMC_RCIN_L	R3 PA0/KIN8*/PA2BC
47	SMC_PA1	P3 PA1/KIN9*/PA2DD
26	PM_SYSRST_L	R2 PA2/KIN10*/PS2AC
55	SMC_TPM_RESET_L	N3 PA3/KIN11*/PS2AD
47	PM_EXTTTS_L<0>	R1 PA4/KIN12*/PS2BC
23	PM_THRM_L	N2 PA5/KIN13*/PS2BD
47	SYS_ONEWIRE	M4 PA6/KIN14*/PS2CC
23	PM_BATLOW_L	N1 PA7/KIN15*/PS2CD
23	SMC_EXTSMI_L	B10 PB0/LSMI*
23	SMC_RUNTIME_SCI_L	A10 PB1/LSCI
36	SMC_ODD_DETECT	D10 PB2
50	ISENSE_CAL_EN	A11 PB3
47	SMC_EXCARD_CP	B11 PB4
47	SMC_EXCARD_PWR_EN	C11 PB5
47	SMC_EXCARD_PWR_OC_L	A12 PB6
47	SMC_PB7	D11 PB7
53	SMC_FAN_0_CTL	G14 PC0/TIOCA0/WUE8*
53	SMC_FAN_1_CTL	G15 PC1/TIOCB0/WUE9*
47	SMC_FAN_2_CTL	G13 PC2/TIOCC0/TCLKA/WUE10*
47	SMC_FAN_3_CTL	G12 PC3/TIOCD0/TCLKB/WUE11*
53	SMC_FAN_0_TACH	H14 PC4/TIOCA1/WUE12*
53	SMC_FAN_1_TACH	H15 PC5/TIOCB1/TCLKC/WUE13*
47	SMC_FAN_2_TACH	H13 PC6/TIOCA2/WUE14*
47	SMC_FAN_3_TACH	H12 PC7/TIOCB2/TCLKD/WUE15*
54	SMS_X_AXIS	M11 PD0/AN8
54	SMS_Y_AXIS	P11 PD1/AN9
54	SMS_Z_AXIS	R11 PD2/AN10
47	SMC_PD3	N11 PD3/AN11
47	SMC_NB_ISENSE	P10 PD4/AN12
47	SMC_MEM_ISENSE	R10 PD5/AN13
52	ALS_LEFT	N10 PD6/AN14
52	ALS_RIGHT	M10 PD7/AN15
PE0	M3	47 SMC_CASE_OPEN
PE1*	M2	48 47 5 SMC_TCK
PE2*	M1	48 47 5 SMC_TDI
PE3*	L4	48 47 5 SMC_TDO
PE4*	L2	48 47 5 SMC_TMS
PF0/IRQ8*/PWM2	M7	47 SMC_DISP_BKLT_B
PF1/IRQ9*/PWM3	R6	74 SMC_DISP_BKLT_A
PF2/IRQ10*/TMOY	R6	47 42 SMC_LID
PF3/IRQ11*/TMOX	N6	47 SMC_CPU_RESET_3_3_L
PF4/PWM4	M6	44 5 SMC_BATT_ISET
PF5/PWM5	R5	47 SMC_BATT_VSET
PF6/PWM6	P5	44 5 SMC_SYS_ISET
PF7/PWM7	N5	47 SMC_SYS_VSET
PG0/EXIRQ8*/TMIX	P9	51 22 SPI_CE_L
PG1/EXIRQ9*/TMIY	R9	SMC_PGI
PG2/EXIRQ10*/SDA2	N9	27 SMB_BSA_DATA
PG3/EXIRQ11*/SCL2	P8	27 SMB_BSA_CLK
PG4/EXIRQ12*/EXSDAA	R8	27 SMB_A_S3_DATA
PG5/EXIRQ13*/EXSCLA	M8	27 SMB_A_S3_CLK
PG6/EXIRQ14*/EXSDAB	P7	27 SMB_B_S0_DATA
PG7/EXIRQ15*/EXSCLB	R7	27 SMB_B_S0_CLK
PH0/EXIRQ6*	E1	47 SMC_PROCHOT
PH1/EXIRQ7*	F3	47 SMC_THRMTRIP
PH2/FWE	K2	47 SMC_FWE
PH3/EXEXCL	C4	52 ALS_GAIN
PH4	D4	47 21 SMS_INT_L
PH5	B3	54 SMS_ONOFF_L

LEMENU		
U5800 SMC_H8S2116 BGA (3 OF 4)		
60/KIN0*	L13	44 50 SMC_PM_G2_EN
PE1/KIN1*	L14	44 47 5 SMC_PS_ON
PE2/KIN2*	L15	22 SPI_ARB
PE3/KIN3*	K12	51 22 SPI_SCLK
PE4/KIN4*	K13	51 22 SPI_SI
PE5/KIN5*	K14	51 22 SPI_SO
PE6/IRQ6*/KIN6*	J12	47 SMC_PROCHOT_3_3_L
PE7/IRQ7*/KIN7*	J13	47 SMC_CPU_INIT_3_3_L
D70/ANO	N12	50 SMC_CPU_ISENSE
D71/AN1	R13	50 SMC_CPU_VSENSE
D72/AN2	P13	50 SMC_GPU_ISENSE
D73/AN3	R14	50 SMC_GPU_VSENSE
D74/AN4	P14	50 SMC_DCIN_ISENSE
D75/AN5	R15	50 SMC_PBUS_VSENSE
D76/AN6	N13	50 SMC_BATT_ISENSE
D77/AN7	P15	50 SMC_FWIRE_ISENSE
P80/PME*	C7	21 SMC_WAKE_SCI_L
P81/GA20	A7	47 SMC_TPM_GPIO
P82/CLKRUN*	B7	48 39 31 8 PM_CLKRUN_L
P83/LPCPD*	D6	55 48 21 8 PM_SUS_STAT_L
P84/IRQ3*/TXD1	C6	41 SC_TX_L
P85/IRQ4*/RXD1	A6	47 SC_RX_L
P86/IRQ5*/SCK1/SCL1	B6	27 SMB_BSB_CLK
P90/IRQ2*	K4	47 42 SMC_ONOFF_L
P91/IRQ1*	J2	47 44 5 SMC_BC_ACOK
P92/IRQ0*	J1	63 47 5 SMC_BS_ALERT_L
P93/IRQ12*	J3	62 21 PM_SLP_S3_L
P94/IRQ13*	J4	62 21 PM_SLP_S4_L
P95/IRQ14*	H2	21 PM_SLP_S5_L
P96/EXCL	H1	38 SMC_SUS_CLK
P97/IRQ15*/SDA0	G2	27 SMB_0_S0_DATA

SMC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	58	103	

SMC Reset Button / Brownout Detect




Silk: "SMC_RST"

SMC Crystal Circuit




Post-Proto: Consider 197S0169

Debug Power Button




Silk: "PWR_BTN"

SMC AVREF Supply




System (Sleep) LED Circuit



SMC PWRGD Circuit

Reports when 5V S5 and 3.3V S5 are in regulation




5V Comp threshold set to 4.476V (89%)
ISL6269 undervoltage threshold 81-87% (2.67 - 2.87V)
NOTE: R5965 acts as 10K pull-up for PGOOD signal


- 46 SMC_CPU_INIT 3 3 L == FWH_INIT L
- 46 SMC_NB_ISENSE == SMC_P1V05S0_ISENSE
- 46 SMC_MEM_ISENSE == SMC_P1V8S3_ISENSE
- 46 SMC_PA1 == ROOT_LPC_SPI L
- 46 PM_EXTTTS L<0> == DIMM_OVERTEMP L
- 46 SMC_BATT_VSET == TP_SMC_BATT_VSET
- 46 SMC_SYS_VSET == TP_SMC_SYS_VSET
- 46 SMC_DISP_BKLT_B == TP_SMC_DISP_BKLT_B
- 46 SMC_FAN_2_CTL == TP_SMC_FAN_2_CTL
- 46 SMC_FAN_2_TACH == TP_SMC_FAN_2_TACH
- 46 SMC_FAN_3_CTL == TP_SMC_FAN_3_CTL
- 46 SMC_FAN_3_TACH == TP_SMC_FAN_3_TACH
- 46 SMC_P20 == TP_SMC_P20
- 46 SMC_P21 == TP_SMC_P21
- 46 SMC_P22 == TP_SMC_P22
- 46 SMC_P23 == TP_SMC_P23
- 46 SMC_P26 == TP_SMC_P26
- 46 SMC_P27 == TP_SMC_P27
- 46 SMC_P41 == TP_SMC_P41
- 46 SMC_P44 == TP_SMC_P44
- 46 SMC_PB7 == TP_SMC_PB7
- 46 SMC_PD3 == TP_SMC_PD3
- 46 SMC_PG1 == TP_SMC_PG1

- 46 SMC_TPM_GPIO1 == TPM_GPIO1
- 46 SMC_TPM_GPIO2 == TPM_GPIO2
- 46 SMC_TPM_PP == TPM_PP
- 46 SC_RX_L == SMC_RX_L
- 46 SC_TX_L == SMC_TX_L
- 46 SMC_EXCARD_PWR_OC_L == EXCARD_OC_L

SMC 1.05V to 3.3V Level Shifting




SMC 3.3V to 1.05V Level Shifting



- 46 SMC_PROCHOT == CPU_PROCHOT L
- 46 SMC_THRMTRIP == PM_THRMTRIP L
- 46 SMS_INT L == R5829 10K
- 46 SMC_TPM_RESET L == R5827 10K
- 46 SMC_ONOFF L == R5808 10K
- 46 SMC_LID == R5814 100K
- 46 SMC_FWE == R5815 10K
- 46 SMC_TX L == R5817 10K
- 46 SMC_RX L == R5818 100K
- 46 SMC_ONEWIRE == R5819 2.0K
- 46 SMC_BS_ALERT L == R5821 100K
- 46 SMC_TMS == R5822 10K
- 46 SMC_TDO == R5823 10K
- 46 SMC_TDI == R5824 10K
- 46 SMC_TCK == R5825 10K
- 46 SMC_BATT_TRICKLE_EN L == R5810 10K
- 46 SMC_BATT_CHG_EN == R5811 10K
- 46 SMC_PS_ON == R5812 10K
- 46 SMC_CASE_OPEN == R5813 10K
- 46 SMC_BC_ACOK == R5826 470K
- 46 SMC_EXCARD_CP == R5828 10K

SMC Support
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	59	103	



LPC+ Debug Connector

SYNC_MASTER=M42 SYNC_DATE=07/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	60 OF		103


GPU / Heat Pipe Thermal Sensor



Right-Side/Fin Stack Thermal Sensor




CPU Back-Up Thermal Diode




Thermal Sensors		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHEET 61	OF 103


CPU Voltage Sense / Filter




GPU Voltage Sense / Filter




PBUS Voltage Sense Buffer & Filter




FireWire Current Sense Filter




DCIN Current Sense Filter




Battery Current Sense Filter




CPU Current Sense Filter




GPU Current Sense Filter



1.8V S3 (Memory) Current Sense Filter




1.05V S0 (NB) Current Sense Filter



Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits



Current & Voltage Sensing

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	62	103	

8 7 6 5 4 3 2 1

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0384	1	IC,16MBIT -PIN SPI SERIAL FLASH,SOIC8	U6301		LEMENU



R6309 IS NOT NEEDED WHEN SHARING SPI FLASH WITH ICH7M AND TEKOA(LAN CHIP)
 R6307 AND R6306 SHOULD BE PLACED LESS THAN 100 MILS FORM ICH7M
 R6303 SHOULD BE PLACED LESS THAN 100 MILS FORM FLASH ROM

D
C
B
A


D
C
B
A

SPI BOOTROM
 SYNC_MASTER=MS SYNC_DATE=07/26/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	63 OF		103

8 7 6 5 4 3 2 1


Left ALS "Connector"



Right ALS Circuit



Keyboard LED Driver



ALS Support


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	64		103



Fan Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHT 65	OF 103


PAGE NOTES

INPUT
 =PP3V3_S3_SMS - 3.3V POWER FOR SMS (STAYS ALIVE IN SLEEP)
 SMS_ONOFF_L - CONNECT TO SMC TO BE ABLE TO PUT SMS INTO LOW-POWER MODE

OUTPUT
 SMS_ACC_*_AXIS - ACCELEROMETER OUTPUT TO SCU

PAGE HISTORY


5/19/2005 - FIRST REVISION OF PAGE
 7/28/2005 - REMOVED BOU TABLE AND UPDATED SYMBOL TO KXM52-2050
 7/28/2005 - CONNECTED PD PIN TO SMC'S SMS_ONOFF_L



SMS
 SYNC_MASTER=MS SYNC_DATE=07/26/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	66	103	



LAYOUT NOTE:
PLACE WHERE ACCESSIBLE

LAYOUT NOTE:
PLACE R6702-03 WHERE ACCESSIBLE

NOTE:
SINCE CURRENT OF VSB IS NOT YET ON SPEC,
1/8W (R6704/R6705) IS USED FOR NOW

TPM

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	67		103



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	1	0	1-Phase	DCM

IMVP6 CPU VCore Regulator
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




5V / 1.5V Power Supply
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	76	103	

2.5V S3 Regulator



1.2V S3 Regulator



2.5V & 1.2V Regulators

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		77	103



1.8V S3 Current Sense

Placement Note:
 Keep C7890, R7890,
 R7894 and R7897
 close to inductor

$$V_{out} = 0.6V * (1 + R_a / R_b)$$

1.8V Supply
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	78	103	


D

C

D

C

3.3V S5 Regulator




B

A


B

A

1.05V S0 Regulator



1.05V Current Sense



3.3V / 1.05V Power Supplies
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	79	103	

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator



3.3V G3Hot Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	80 OF		103

8

7

6


5

4

3

2

1



Power Aliases	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6941	03
NONE		SHEET	OF
NONE		81	103

Note: Place all jumpers on top-side of MLB

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1

Left I/O Power Connector



Battery Connector (Digital Signals)



PBus-In & Battery Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHT	OF
NONE	82	103


Unused PGOOD Signals

=P5VP1V5_PGOOD	=TP_P5V_P1V5_PGOOD
=P2V5S3_PGOOD	=TP_P2V5S3_PGOOD
=P1V8S3_PGOOD	=TP_P1V8S3_PGOOD
=P1V2S3_PGOOD	=TP_P1V2S3_PGOOD


These rails are monitored by LTC2908

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0


Power Control Signals




5V S3 FET




3.3V S3 FET




5V S0 FET




3.3V S0 FET




2.5V S0 FET



1.8V S0 FET




1.2V S0 FET




1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation



Other S0 Rails PWRGD Circuit

Reports when 5V S0, 3.3V S0, 2.5V S0, 1.8V S0, 1.2V S0 and 0.9V S0 are in regulation



LTC2908 threshold is 95% (4.75V, 3.135V, 2.375V, 1.71V, 1.14V, 0.86V)

S3/S0 FETs & Power Control


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHEET	OF	
NONE	83	103	




ATI M56 PCI-E
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		84	103

GPU VCore Current Sense

GPU VCore Supply



Placement Note:
Keep C8590, R8590,
R8594 and R8597
close to inductor


$$V_{out}(low) = 0.6V * (1 + R_a / R_b)$$

$$V_{out}(high) = 0.6V * (1 + R_a / R_{eq})$$

$$R_{eq} = R_b || R_c$$

Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.7V when active.
When inactive, provides VDDC to BBP pins.
NOTE: BBP tracks VDDC based on GPU voltage GPIO.



$$V_{out}(low) = 0.59V * (1 + R_a/R_b)$$


$$V_{out}(high) = 0.59V * (1 + R_a/R_{eq})$$

$$R_{eq} = R_b || R_c$$

Pull-up voltage must be high enough to satisfy BBP FET Vgs (where Vs = 1.2V)


Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.7V when active.
When inactive, provides VSS to BBN pins.



$$V_{out} = -10uA * R_a$$

Watch FET Vgs, since Vs will be negative
FDC796N min Vgs is 1.0V



GPU (M56) Core Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHEET	OF	
NONE	85	103	

Page Notes

Power aliases required by this page:


- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



ATI M56 Core Power
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		86	103

Page Notes

Power aliases required by this page:
 - =PP1V8R2V0_S0_FB_GPU

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



ATI M56 Frame Buffer I/F

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHEET	OF	
NONE	87	103	

Renamed signals

GPU_CLK27M == GPU_XTALIN

Unused signals

- NC_GPU_XTALOUT == GPU_XTALOUT
NC_ATI_ROMCS_L == TP_ATI_ROMCS_L
NC_FB_A_MA12 == TP_FB_A_MA12
NC_GPU_GENERICA == GPU_GENERICA
NC_GPU_GENERICB == GPU_GENERICB
NC_GPU_GENERICC == GPU_GENERICC
NC_GPU_VGA_R == GPU_VGA_R
NC_GPU_VGA_G == GPU_VGA_G
NC_GPU_VGA_B == GPU_VGA_B
NC_GPU_VGA_HSYNC == GPU_VGA_HSYNC
NC_GPU_VGA_VSYNC == GPU_VGA_VSYNC
NC_GPU_R2 == GPU_R2
NC_GPU_G2 == GPU_G2
NC_GPU_B2 == GPU_B2
NC_LVDS_U_DATAP<3> == LVDS_U_DATA_P<3>
NC_LVDS_U_DATAN<3> == LVDS_U_DATA_N<3>
NC_LVDS_L_DATAP<3> == LVDS_L_DATA_P<3>
NC_LVDS_L_DATAN<3> == LVDS_L_DATA_N<3>
NC_ATI_DVPCLK == ATI_DVPCLK
NC_ATI_DVPCNTL<2..0> == ATI_DVPCNTL<2..0>
NC_ATI_DVPDATA<15..0> == ATI_DVPDATA<15..0>

Required for debug access

TP_ATI_DVPDATA<23..16> == ATI_DVPDATA<23..16>
Also required: GPIO10 - GPIO13

ROMCFGID[3..0]
0000 = 128MB
0010 = 256MB
0100 = 64MB
0110 = Reserved





Table mapping GPU GPIOs to signals like Serial ROM, TestBus, Misc, Straps, TX_PWRS_ENB, TX_DEEMPH_ENB, VDD_VCL, TESTIN, TESTOUT, ENA_BL, ROMSO, ROMSI, ROMIDCFG, PWRCNTL, SS_IN, Thm Mon Int.


Table listing NC_GPU_GPIO 18 through 34 with MAKE_BASE=TRUE and NO_TEST=TRUE attributes.



GPU Straps
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SCALE, SHEET, OF, DRAWING NUMBER, REV. Values: NONE, 88, 103, 051-6941, 03

Power aliases required by this page:
- =PPIV8_S0_FB_VDD
- =PPIV8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



NOTE: U8900 DQ0-7 MUST connect to GPU DQA0-7 or DQA8-15. Bits can be swapped within byte-lane, but software must know how these bits are mapped for GPU to support GDDR3 vendor/device identification scheme.

GDDR3 Frame Buffer A


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo and drawing information:
DRAWING NUMBER: 051-6941
REV: 03
SCALE: NONE
SHEET: 89 OF 103

Power aliases required by this page:
- =PPIV8_S0_FB_VDD
- =PPIV8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)




GDDR3 Frame Buffer B
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes

Power aliases required by this page:
 - =PP3V3_GPU_GPIOS
 - =PP2V5_PVDD
 - =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:
 - =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
 - =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:
 (NONE)



LEMENU
U8400
M56P
BGA
(6 OF 7)

GPIO_18	AE13	GPIO_18	VREFG	AC8	ATI VREFG
GPIO_19	AF13	GPIO_19	GPIO_0	AD4	GPU GPIO 0
GPIO_20	AF9	GPIO_20	GPIO_1	AD2	GPU GPIO 1
GPIO_21	AG7	GPIO_21	GPIO_2	AD1	GPU GPIO 2
GPIO_22	AE10	GPIO_22	GPIO_3	AD3	GPU GPIO 3
GPIO_23	AE9	GPIO_23	GPIO_4	AC1	GPU GPIO 4
GPIO_24	AF7	GPIO_24	GPIO_5	AC2	GPU GPIO 5
GPIO_25	AF8	GPIO_25	GPIO_6	AC3	GPU GPIO 6
GPIO_26	AH6	GPIO_26	GPIO_7	AC6	GPU GPIO 7
GPIO_27	AF10	GPIO_27	GPIO_8	AB2	GPU GPIO 8
GPIO_28	AG10	GPIO_28	GPIO_9	AC5	GPU GPIO 9
GPIO_29	AH9	GPIO_29	GPIO_10	AC4	GPU GPIO 10
GPIO_30	AH8	GPIO_30	GPIO_11	AB3	GPU GPIO 11
GPIO_31	AH8	GPIO_31	GPIO_12	AB4	GPU GPIO 12
GPIO_32	AG9	GPIO_32	GPIO_13	AB5	GPU GPIO 13
GPIO_33	AH7	GPIO_33	GPIO_14	AD5	GPU GPIO 14
GPIO_34	AG8	GPIO_34	GPIO_15	AB8	GPU GPIO 15
			GPIO_16	AB8	GPU GPIO 16
			GPIO_17	AB7	GPU GPIO 17
			GENERIC_A	AK22	GPU GENERIC_A
			GENERIC_B	AF23	GPU GENERIC_B
			GENERIC_C	AE23	GPU GENERIC_C
			GENERIC_D	AD23	GPU GENERIC_D
			PANEL_DIGON	AE11	GPU DIGON
			CONTROL_VARY_BL	AD12	GPU VARY BL
			NC0	AB6	NC
			NC_DVOVMODE_0	AK4	NC
			NC_DVOVMODE_1	AL4	NC
			DVPCLK	AG1	ATI DVPCCLK
			DVPCNTL_0	AF2	ATI DVPCNTL<0>
			DVPCNTL_1	AF1	ATI DVPCNTL<1>
			DVPCNTL_2	AF3	ATI DVPCNTL<2>
			DVPDATA_0	AG2	ATI DVPDATA<0>
			DVPDATA_1	AG3	ATI DVPDATA<1>
			DVPDATA_2	AH2	ATI DVPDATA<2>
			DVPDATA_3	AH3	ATI DVPDATA<3>
			DVPDATA_4	AH2	ATI DVPDATA<4>
			DVPDATA_5	AJ1	ATI DVPDATA<5>
			DVPDATA_6	AK2	ATI DVPDATA<6>
			DVPDATA_7	AK1	ATI DVPDATA<7>
			DVPDATA_8	AK3	ATI DVPDATA<8>
			DVPDATA_9	AL2	ATI DVPDATA<9>
			DVPDATA_10	AL3	ATI DVPDATA<10>
			DVPDATA_11	AM3	ATI DVPDATA<11>
			DVPDATA_12	AE6	ATI DVPDATA<12>
			DVPDATA_13	AF4	ATI DVPDATA<13>
			DVPDATA_14	AF5	ATI DVPDATA<14>
			DVPDATA_15	AG4	ATI DVPDATA<15>
			DVPDATA_16	AJ3	ATI DVPDATA<16>
			DVPDATA_17	AH4	ATI DVPDATA<17>
			DVPDATA_18	AJ4	ATI DVPDATA<18>
			DVPDATA_19	AG5	ATI DVPDATA<19>
			DVPDATA_20	AH5	ATI DVPDATA<20>
			DVPDATA_21	AF6	ATI DVPDATA<21>
			DVPDATA_22	AE7	ATI DVPDATA<22>
			DVPDATA_23	AG6	ATI DVPDATA<23>
			THERMAL_DIODE	DPLUS	ATI TDIODE P
				DMINUS	ATI TDIODE N
			ROM_ROMCS*	AC7	TP ATI ROMCS L
			TEST_TESTEN	AG22	ATI TESTEN

ATI M56 GPIO/DVO/Misc

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	91	103	

Page Notes

Power aliases required by this page:
 - =PP2V5_S0_GPU
 - =PP1V8R2V5_S0_GPU_LVDDR

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Composite/S-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb


ATI M56 Video Interfaces
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	93	103	

LCD (LVDS) INTERFACE

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	
	VGA	VGA	GPU_TV_Y 73 75
	VGA	VGA	GPU_TV_C 73 75
	VGA	VGA	GPU_TV_COMP 73 75
	LVDS	LVDS	LVDS_U_CLK_P 73 74
	LVDS	LVDS	LVDS_U_CLK_N 73 74
	LVDS	LVDS	LVDS_U_DATA_P<2..0> 73 74
	LVDS	LVDS	LVDS_U_DATA_N<2..0> 73 74
	LVDS	LVDS	LVDS_L_CLK_P 73 74
	LVDS	LVDS	LVDS_L_CLK_N 73 74
	LVDS	LVDS	LVDS_L_DATA_P<2..0> 73 74
	LVDS	LVDS	LVDS_L_DATA_N<2..0> 73 74
	TMDS	TMDS	TMDS_CLK_P 73 75 76
	TMDS	TMDS	TMDS_CLK_N 73 75 76
	TMDS	TMDS	TMDS_DATA_P<5..3> 73 75 76
	TMDS	TMDS	TMDS_DATA_N<5..3> 73 75 76
	TMDS	TMDS	TMDS_DATA_P<2..0> 73 75 76
	TMDS	TMDS	TMDS_DATA_N<2..0> 73 75 76



INVERTER INTERFACE



Internal Display Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	94	103	

TMDS Filtering

Place series R's close to GPU, other parts near connector.




VGA SYNC BUFFERS




DVI DDC CURRENT LIMIT

(55mA requirement per DVI spec)




DVI INTERFACE



ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL		
	TMDS	TMDS	TMDS_CLK_R_P	75
	TMDS	TMDS	TMDS_CLK_R_N	75
	TMDS	TMDS	TMDS_DATA_R_P<5..0>	75
	TMDS	TMDS	TMDS_DATA_R_N<5..0>	75
	TMDSCONN	TMDSCONN	TMDS_CLK_F_P	75 76
	TMDSCONN	TMDSCONN	TMDS_CLK_F_N	75 76
	TMDSCONN	TMDSCONN	TMDS_DATA_F_P<5..0>	75 76
	TMDSCONN	TMDSCONN	TMDS_DATA_F_N<5..0>	75 76

ANALOG FILTERING

PLACE CLOSE TO CONNECTOR




External Display Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	97	103	



ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
FSB_55S	FSB_COMMON	FSB ADS L
FSB_55S	FSB_COMMON	FSB BNR L
FSB_55S	FSB_COMMON	FSB BPRI L
FSB_55S	FSB_COMMON	FSB BREQ0 L
FSB_55S	FSB_COMMON	FSB DBSY L
FSB_55S	FSB_COMMON	FSB DEFER L
FSB_55S	FSB_COMMON	FSB DPWR L
FSB_55S	FSB_COMMON	FSB DRDY L
FSB_55S	FSB_COMMON	FSB HIT L
FSB_55S	FSB_COMMON	FSB HITM L
FSB_55S	FSB_COMMON	FSB LOCK L
FSB_55S	FSB_COMMON	FSB RS L<2..0>
FSB_55S	FSB_COMMON	FSB TRDY L
FSB_55S	FSB_COMMON	FSB CPURST L
FSB_55S	FSB_DATA	FSB D L<63..0>
FSB_55S	FSB_DATA	FSB DINV L<3..0>
FSB_55S	FSB_DSTR	FSB DSTBP L<3..0>
FSB_55S	FSB_DSTR	FSB DSTBN L<3..0>
FSB_55S	FSB_ADDR	FSB A L<31..3>
FSB_55S	FSB_ADDR	FSB REQ L<4..0>
FSB_55S	FSB_ADSTR	FSB ADSTB L<3..0>
CPU_55S		FSB IERR L
CPU_55S		FSB FERR L
CPU_55S		CPU PWRGD
CPU_55S		CPU INTR
CPU_55S		CPU NMI
CPU_55S		CPU A20M L
CPU_55S		CPU DPSLP L
CPU_55S		CPU IGNE L
CPU_55S		CPU INIT L
CPU_55S		CPU SMI L
CPU_55S		CPU STPCLK L
CPU_55S	CPU_2T01	CPU THERMTRIP L
CPU_55S	CPU_2T01	PM DPRSLPVR
CPU_55S	CPU_2T01	IMVP DPRSLPVR
CPU_55S	CPU_GTLREF	CPU GTLREF
CPU_55S	CPU_COMP	CPU COMP<3>
CPU_27P4S	CPU_COMP	CPU COMP<2>
CPU_55S	CPU_COMP	CPU COMP<1>
CPU_27P4S	CPU_COMP	CPU COMP<0>
CPU_55S	CPU_ITP	XDP BPM L<5..0>
CLK_FSB_100D	CPU_ITP	CPU XDP CLK P
CLK_FSB_100D	CPU_ITP	CPU XDP CLK N
CPU_55S	CPU_ITP	ITPRESET L
CPU_55S	CPU_2T01	CPU VID<6..0>
CPU_55S	CPU_2T01	CPU VID<6..0>
CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P
CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N
CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P
CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N

MEM_CLK	MEM_70D
MEM_CTRL	MEM_45S
MEM_CMD	MEM_55S
MEM_DATA	MEM_55S
MEM_QOS	MEM_85D
FB_CLK	FB_75D
FB_ADCTRL	FB_35S_TO_55S
FB_ADCTRL	FB_55S
FB_DATA	FB_40S
LVDS	LVDS_100D
TMDS	TMDS_100D
VGA	VGA_75S
PCIE	PCIE_100D
DMI	DMI_100D
SATA	SATA_100D
IDE	IDE_55S
USB2	USB2_90D
ENET	ENET_100D
FW	FW_110D
SMB	SMB_55S
SPI	SPI_55S
CLK_FSB	CLK_FSB_100D
CLK_PCIE	CLK_PCIE_100D
CLK_MED	CLK_MED_55S
CLK_SLOW	CLK_SLOW_55S

AUDIO_55S	AUDIO	SB ACZ BITCLK	21
AUDIO_55S	AUDIO	ACZ BITCLK	5 21 44
AUDIO_55S	AUDIO	SB ACZ SYNC	21
AUDIO_55S	AUDIO	ACZ SYNC	5 21 44
AUDIO_55S	AUDIO	SB ACZ_RST L	21
AUDIO_55S	AUDIO	ACZ_RST L	5 21 44
AUDIO_55S	AUDIO	ACZ_SDATAIN<0>	5 21 44
AUDIO_55S	AUDIO	SB ACZ_SDATAOUT	21
AUDIO_55S	AUDIO	ACZ_SDATAOUT	5 21 44
TMDS	TMDS	TMDS_CLK_P	73 74 75
TMDS	TMDS	TMDS_CLK_N	73 74 75
TMDS	TMDS	TMDS_DATA_P<5..3>	73 74 75
TMDS	TMDS	TMDS_DATA_N<5..3>	73 74 75
TMDS	TMDS	TMDS_DATA_P<2..0>	73 74 75
TMDS	TMDS	TMDS_DATA_N<2..0>	73 74 75
TMDSCONN	TMDSCONN	TMDS_CLK_F_P	75
TMDSCONN	TMDSCONN	TMDS_CLK_F_N	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_P<5..3>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_N<5..3>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_P<2..0>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_N<2..0>	75

M1 Net Properties
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		103	103