

# Mullet

M1 MLB  
09/26/2005

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
?		?	?	?	?


Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	N/A	N/A
3	3	Power Block Diagram	N/A	N/A
4	4	BOM Configuration	N/A	N/A
5	5	Functional / ICT Test	N/A	N/A
6	6	Signal Aliases	N/A	N/A
7	7	CPU 1 OF 2-FSB	M42	09/08/2005
8	8	CPU 2 OF 2-PWR/GND	M42	09/08/2005
9	9	CPU Decoupling & VID	(MASTER)	(MASTER)
10	10	CPU MISCl-TEMP SENSOR	M42	09/08/2005
11	11	CPU ITP700FLEX DEBUG	M42	09/08/2005
12	12	NB CPU Interface	(MASTER)	(MASTER)
13	13	NB PEG / Video Interfaces	(MASTER)	(MASTER)
14	14	NB Misc Interfaces	(MASTER)	(MASTER)
15	15	NB DDR2 Interfaces	(MASTER)	(MASTER)
16	16	NB Power 1	(MASTER)	(MASTER)
17	17	NB Power 2	(MASTER)	(MASTER)
18	18	NB Grounds	(MASTER)	(MASTER)
19	19	NB (GM) Decoupling	(MASTER)	(MASTER)
20	20	NB Config Straps	(MASTER)	(MASTER)
21	21		M38	09/08/2005
22	22		M38	09/08/2005
23	23		M38	09/08/2005
24	24		M38	09/08/2005
25	25		M42	09/08/2005
26	26	SB Misc	(MASTER)	(MASTER)
27	27	M1 SMBus Connections	(MASTER)	(MASTER)
28	28	DDR2 SO-DIMM Connector A	(MASTER)	(MASTER)
29	29	DDR2 SO-DIMM Connector B	(MASTER)	(MASTER)
30	30	Memory Active Termination	(MASTER)	(MASTER)
31	31	Memory Vtt Supply	(MASTER)	(MASTER)
32	32	DDR2 VRef	(MASTER)	(MASTER)
33	33	CLOCKS	M42	09/08/2005
34	34	Clock Termination	(MASTER)	(MASTER)
35	37	Mobile Clocking	(MASTER)	(MASTER)
36	38	PATA Connector	(MASTER)	(MASTER)
37	41	ETHERNET CONTROLLER	M42	09/08/2005
38	42	Ethernet Connector	(MASTER)	(MASTER)
39	44	FIREWIRE CONTROLLER	M42	08/29/2005
40	45	FireWire Port Power	(MASTER)	(MASTER)

Page	(.csa)	Contents	Sync	Date
41	46	FireWire Ports	(MASTER)	(MASTER)
42	49	Internal USB Connections	(MASTER)	(MASTER)
43	52	External USB Connector	(MASTER)	(MASTER)
44	55	Left I/O Board Connector	(MASTER)	(MASTER)
45	57	PCI-E Connections	(MASTER)	(MASTER)
46	58		M38	09/08/2005
47	59	SMC Support	(MASTER)	(MASTER)
48	60	LPC+ Debug Connector	M42	07/20/2005
49	61	Thermal Sensors	(MASTER)	(MASTER)
50	62	Current & Voltage Sensing	(MASTER)	(MASTER)
51	63	SPI BOOTROM	(M42)	07/26/2005
52	64	ALS Support	(MASTER)	(MASTER)
53	65	Fan Connectors	(MASTER)	(MASTER)
54	66	SMS	(M42)	07/26/2005
55	67		M38	09/08/2005
56	75	IMVP6 CPU VCore Regulator	(MASTER)	(MASTER)
57	76	5V / 1.5V Power Supply	(MASTER)	(MASTER)
58	77	2.5V & 1.2V Regulators	(MASTER)	(MASTER)
59	78	1.8V Supply	(MASTER)	(MASTER)
60	79	3.3V / 1.05V Power Supplies	(MASTER)	(MASTER)
61	80	3.3V G3Hot Supply	(MASTER)	(MASTER)
62	81	Power Aliases	(MASTER)	(MASTER)
63	82	PBus-In & Battery Connectors	(MASTER)	(MASTER)
64	83	S3/S0 FETs & Power Control	(MASTER)	(MASTER)
65	84	ATI M56 PCI-E	(MASTER)	(MASTER)
66	85	GPU (M56) Core Supplies	(MASTER)	(MASTER)
67	86	ATI M56 Core Power	(MASTER)	(MASTER)
68	87	ATI M56 Frame Buffer I/F	(MASTER)	(MASTER)
69	88	GPU Straps	(MASTER)	(MASTER)
70	89	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
71	90	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
72	91	ATI M56 GPIO/DVO/Misc	(MASTER)	(MASTER)
73	93	ATI M56 Video Interfaces	(MASTER)	(MASTER)
74	94	Internal Display Connectors	(MASTER)	(MASTER)
75	97	External Display Connector	(MASTER)	(MASTER)
76	99	Physical Security	(MASTER)	(MASTER)
77	100	Revision History	N/A	N/A
78	101	Napa Platform Constraints	(MASTER)	(MASTER)
79	102	More System Constraints	(MASTER)	(MASTER)
80	103	M1 Spacing & Physical Constraints	(MASTER)	(MASTER)
81	104	M1 Net Properties	(MASTER)	(MASTER)

## Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-6941	1	SCHEM, MULLET, M1	SCH		
820-1881	1	PCBF, MULLET, M1	PCB		
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:TSQ]	CRITICAL	VRAM_128
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:TYT]	CRITICAL	VRAM_256

DRAWING  
TITLE=MULLET  
ABBREV=DRAWING  
LAST\_MODIFIED=Mon Sep 26 13:38:08 2005

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____			NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____	DRAFTER	DESIGN CK		
X.XXX :	_____	ENG APPD	MFG APPD		
ANGLES :	_____	QA APPD	DESIGNER		
DO NOT SCALE DRAWING		RELEASE	SCALE	TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER
				051-6941	REV. 07001
				SHT 1 OF 81	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

### System Block Diagram

SYNC\_MASTER=N/A SYNC\_DATE=N/A

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001
SCALE	SHT	OF
NONE	2	81



**Power Block Diagram**  
 SYNC\_MASTER=N/A SYNC\_DATE=N/A  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	3		81



BOM NUMBER	BOM NAME	BOM OPTIONS
630-7207	PCBA, MULLET_128, M1	075-0137, 075-0139, 075-0140
630-7254	PCBA, MULLET_256, M1	075-0138, 075-0139, 075-0140
075-0137	128, MULLET, M1	VRAM_128
075-0138	256, MULLET, M1	VRAM_256, GPU_MEM_256M
075-0139	PROJ_PTS, MULLET, M1	COMMON, M1_COMMON1, M1_COMMON2, M1_DEBUG
075-0140	LEMENU_PTS, MULLET, M1	LEMENU_STAGE2, LEMENU_STAGE3

BOM GROUP	BOM OPTIONS
M1_COMMON1	GPU_BB_CTL, GPUTHM_A_GPU, HSTHMSNS_HAS, INVERTER_BUF, KBDLED_HAS, LEMENU_STAGE1
M1_COMMON2	MEMVREF_S3, MEMVTT_EN_PU, PLTRST_GATE_STUFF, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU
M1_DEBUG	DEVELOPMENT, ITP, LPCPLUS

**Phantom BOM #'s**

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
075-0137	1	128, MULLET, M1	BOM1		075-0137
075-0138	1	256, MULLET, M1	BOM2		075-0138
075-0139	1	PROJ_PTS, MULLET, M1	BOM3		075-0139
075-0140	1	LEMENU_PTS, MULLET, M1	BOM4		075-0140

**Module Parts**

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256

**"LeMenu Stage #1" Parts**

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0266	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	LEMENU_STAGE1
338S0268	1	IC, FW32306, 1394A LINK, BGA, 129P	U4400	CRITICAL	LEMENU_STAGE1
338S0270	1	IC, 88E8053, GIGABIT ENET XCVR, 64P QFN, NO	U4101	CRITICAL	LEMENU_STAGE1
338S0274	1	IC, SMC, HS8/2116	U5800	CRITICAL	LEMENU_STAGE1
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U4102	CRITICAL	LEMENU_STAGE1
341S1812	1	IC, EFI, BOOTROM DEVELOPMENT, M1	U6301	CRITICAL	LEMENU_STAGE1
353S1235	1	IC, CPU VOLTAGE REGULATOR, IMPV, TWO PHASE	U7530	CRITICAL	LEMENU_STAGE1
359S0101	1	IC, CY28445-5, CLOCK GEN, 68PIN QFN	U3301	CRITICAL	LEMENU_STAGE1

341S1813 is production BootROM


**"LeMenu Stage #2" Parts**

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL	LEMENU_STAGE2

**"LeMenu Stage #3" Parts**

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3208	1	IC, YONAH CPU, 479 BGA	U0700	CRITICAL	LEMENU_STAGE3
338S0269	1	IC, 945GM, SOUTHBRIDGE	U1200	CRITICAL	LEMENU_STAGE3
343S0385	1	IC, SB, 652BGA	U2100	CRITICAL	LEMENU_STAGE3

<b>BOM Configuration</b>		
SYNC_MASTER=N/A		SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY		
<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</small> I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	4	81	

# Functional Test Points

## Power Supply NO\_TESTS

NO_TEST	Value	Pin
TRUE	IMVP6_RBIAS	56
TRUE	IMVP6_COMP	56
TRUE	P5V5S_RUNSS	57 64
TRUE	P1V5S0_RUNSS	57 64
TRUE	P2V5S3_MODE	58
TRUE	P2V5S3_SHDNRT	58 64
TRUE	P1V2S3_RT	58
TRUE	P1V2S3_RUNSS	58 64
TRUE	P1V8S3_COMP	59
TRUE	P1V8S3_FSET	59
TRUE	P3V3S5_COMP	60
TRUE	P3V3S5_FSET	60
TRUE	P1V0S0_COMP	60
TRUE	P1V0S0_FSET	60
TRUE	P3V42G3H_FB	61
TRUE	GPUVCORE_COMP	66
TRUE	GPUVCORE_FSET	66
TRUE	GPUBBP_ADJ	66

## CPU FSB NO\_TESTS

NO_TEST	Value	Pin
TRUE	FSB_A_L<31..3>	7 12 81
TRUE	FSB_ADS_L	7 12 81
TRUE	FSB_ADSTB_L<1..0>	7 12 81
TRUE	FSB_BNR_L	7 12 81
TRUE	FSB_BREQ0_L	7 12 81
TRUE	FSB_D_L<63..0>	7 12 81
TRUE	FSB_DBSY_L	7 12 81
TRUE	FSB_DINV_L<3..0>	7 12 81
TRUE	FSB_DRDY_L	7 12 81
TRUE	FSB_DSTBN_L<3..0>	7 12 81
TRUE	FSB_DSTBP_L<3..0>	7 12 81
TRUE	FSB_HIT_L	7 12 81
TRUE	FSB_HITM_L	7 12 81
TRUE	FSB_LOCK_L	7 12 81
TRUE	FSB_REQ_L<4..0>	7 12 81

## Fan Connectors

FUNC_TEST	Pin
=PP5V_S0_FAN_LT	53 62
FAN_LT_PWM	53
FAN_LT_TACH	53
FAN_RT_PWM	53
FAN_RT_TACH	53

FUNC\_TEST property removed since these test points are not on the proper side for Functional Test points.

## LPC+ Debug Connector

FUNC_TEST	Pin	
TRUE	=PP3V3_S5_LPCPLUS	48 62
TRUE	=PP5V_S0_LPCPLUS	48 62
TRUE	LPC_AD<0>	21 46 48 55
TRUE	LPC_AD<1>	21 46 48 55
TRUE	LPC_FRAME_L	21 46 48 55
TRUE	PM_CLKRUN_L	23 39 46 48 55
TRUE	BOOT_LPC_SPI_L	22 46 48 76
TRUE	SMC_TMS	46 47 48
TRUE	DEBUG_RST_L	26 48
TRUE	SMC_TRST_L	46 48
TRUE	SMC_TDO	46 47 48
TRUE	SMC_MD1	46 48
TRUE	SMC_TX_L	46 47 48
TRUE	FWH_INIT_L	21 47 48
TRUE	PCI_CLK_PORTB0_LPC	34 48
TRUE	LPC_AD<2>	21 46 48 55
TRUE	LPC_AD<3>	21 46 48 55
TRUE	INT_SERIRQ	23 46 48 55
TRUE	PM_SUS_STAT_L	23 46 48 55
TRUE	SMC_TDI	46 47 48
TRUE	SMC_TCK	46 47 48
TRUE	SMC_RST_L	46 47 48
TRUE	SMC_NMI	46 48
TRUE	SMC_RX_L	46 47 48
TRUE	SV_SET_UP	23 48

## Other Func Test Points

FUNC_TEST	Pin	
TRUE	=PP1V05_S0_REG	50 60 62

## Battery Digital Connector

FUNC_TEST	Pin	
TRUE	SMC_BS_ALERT_L	46 47 63
TRUE	=SMBUS_BATT_SCL	27 63
TRUE	=SMBUS_BATT_SDA	27 63
TRUE	GND_BATT	63

## Left I/O Data Connector

FUNC_TEST	Pin	
TRUE	=PP1V5_S0_LIO	44 62
TRUE	=PPDCIN_G3H_LIO	44 62
TRUE	=PP5V_S5_LIO	44 62
TRUE	=PP3V42_G3H_LIO	44 62
TRUE	PP5V_S0_AUDIO_PWR	44
TRUE	PP5V_S0_AUDIO	44
TRUE	GND_AUDIO_PWR	44
TRUE	GND_AUDIO	44
TRUE	ACZ_SDATAIN<0>	21 44 81
TRUE	ACZ_SDATAOUT	21 44 81
TRUE	ACZ_BITCLK	21 44 81
TRUE	ACZ_RST_L	21 44 81
TRUE	EXCARD_OC_L	6 44 47
TRUE	LTUSB_OC_L	6 44
TRUE	LIO_BATT_ISENSE	44 50
TRUE	SMC_SYS_ISET	44 46
TRUE	SMC_BATT_ISET	44 46
TRUE	SMC_BATT_CHG_EN	44 46 47
TRUE	SMC_BC_ACOK	44 46 47
TRUE	SMC_ADAPTER_EN	40 44 46 47
TRUE	LIO_P3V3S0_EN_L	44 64
TRUE	LIO_DCIN_ISENSE	44 50
TRUE	LIO_P3V3S3_EN	44 64
TRUE	SMC_BATT_TRICKLE_EN_L	44 46 47
TRUE	SYS_ONEWIRE	44 46 47
TRUE	MINI_CLKREQ_L	34 44
TRUE	SMC_EXCARD_CP	44 46 47
TRUE	EXCARD_CLKREQ_L	34 44
TRUE	SMC_EXCARD_PWR_EN	44 46
TRUE	LIO_PLT_RESET_L	26 44
TRUE	ACZ_SYNC	21 44 81
TRUE	=USB2_LT_N	6 44
TRUE	=USB2_LT_P	6 44
TRUE	=USB2_EXCARD_N	6 44
TRUE	=USB2_EXCARD_P	6 44
TRUE	=PCIE_EXCARD_R2D_N	44 45
TRUE	=PCIE_EXCARD_R2D_P	44 45
TRUE	=PCIE_EXCARD_D2R_N	44 45
TRUE	=PCIE_EXCARD_D2R_P	44 45
TRUE	PCIE_CLK100M_EXCARD_P	34 44
TRUE	PCIE_CLK100M_EXCARD_N	34 44
TRUE	=USB2_MINI_N	6 44
TRUE	=USB2_MINI_P	6 44
TRUE	=PCIE_MINI_R2D_N	44 45
TRUE	=PCIE_MINI_R2D_P	44 45
TRUE	=PCIE_MINI_D2R_N	44 45
TRUE	=PCIE_MINI_D2R_P	44 45
TRUE	PCIE_CLK100M_MINI_P	34 44
TRUE	PCIE_CLK100M_MINI_N	34 44
TRUE	=SMBUS_LIO_SMC_SCL	27 44
TRUE	=SMBUS_LIO_SMC_SDA	27 44
TRUE	=SMBUS_LIO_SB_SCL	27 44
TRUE	=SMBUS_LIO_SB_SDA	27 44
TRUE	PCIE_WAKE_L	23 37 44

## Left I/O Power Connector

FUNC_TEST	Pin	
TRUE	=PPBUS_G3H_LIO_CONN	62 63
TRUE	GND	

Request for at least 10 GND test points


## Functional / ICT Test

SYNC\_MASTER=N/A SYNC\_DATE=N/A

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	NONE	SHT	OF
		5	81




NC CPU A32 L == TP CPU A32 L  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC CPU A33 L == TP CPU A33 L  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC CPU A34 L == TP CPU A34 L  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC CPU A35 L == TP CPU A35 L  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC CPU A36 L == TP CPU A36 L  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC CPU A37 L == TP CPU A37 L  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC CPU A38 L == TP CPU A38 L  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC CPU A39 L == TP CPU A39 L  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC CPU APM0 L == TP CPU APM0 L  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC CPU APM1 L == TP CPU APM1 L  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC CPU EXTREF == TP CPU EXTREF  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC CPU HFPLL == TP CPU HFPLL  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC CPU SPARE0 == TP CPU SPARE0  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC CPU SPARE1 == TP CPU SPARE1  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC CPU SPARE2 == TP CPU SPARE2  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC CPU SPARE4 == TP CPU SPARE4  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

TP\_SB\_SUS\_CLK == SUS\_CLK\_SB  
 MAKE\_BASE=TRUE  
 NC\_ENET\_CTRL12 == ENET\_CTRL12  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC\_ENET\_CTRL25 == ENET\_CTRL25  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC\_FWPWR\_PWRON == FWPWR\_PWRON  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE


NC\_MEM\_A\_A<15..14> == MEM\_A\_A<15..14>  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC\_MEM\_B\_A<15..14> == MEM\_B\_A<15..14>  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 TP\_NB\_CFG<4..3> == NB\_CFG<4..3>  
 MAKE\_BASE=TRUE  
 TP\_NB\_CFG<6> == NB\_CFG<6>  
 MAKE\_BASE=TRUE  
 TP\_NB\_CFG<8> == NB\_CFG<8>  
 MAKE\_BASE=TRUE  
 TP\_NB\_CFG<11..10> == NB\_CFG<11..10>  
 MAKE\_BASE=TRUE  
 TP\_NB\_CFG<15..14> == NB\_CFG<15..14>  
 MAKE\_BASE=TRUE  
 TP\_NB\_CFG<17> == NB\_CFG<17>  
 MAKE\_BASE=TRUE  
 NOTE: NB\_CFG<13..12> require test access  
 TP\_NB\_CFG<13..12> == NB\_CFG<13..12>  
 MAKE\_BASE=TRUE

USB Port "A" (Debug Port) = Right USB 2.0 Port  
 =USB2\_RT\_P == USB2\_RT\_P == USB\_A\_P  
 MAKE\_BASE=TRUE  
 =USB2\_RT\_N == USB2\_RT\_N == USB\_A\_N  
 MAKE\_BASE=TRUE  
 =RTUSB\_OC\_L == RTUSB\_OC\_L == USB\_A\_OC\_L  
 MAKE\_BASE=TRUE  
 USB Port "B" = PCI-E Mini Card  
 =USB2\_MINI\_P == USB2\_MINI\_P == USB\_B\_P  
 MAKE\_BASE=TRUE  
 =USB2\_MINI\_N == USB2\_MINI\_N == USB\_B\_N  
 MAKE\_BASE=TRUE  
 UNUSED\_USB\_B\_OC\_L == USB\_B\_OC\_L  
 MAKE\_BASE=TRUE  
 USB Port "C" = Left USB 2.0 Port  
 =USB2\_LT\_P == USB2\_LT\_P == USB\_C\_P  
 MAKE\_BASE=TRUE  
 =USB2\_LT\_N == USB2\_LT\_N == USB\_C\_N  
 MAKE\_BASE=TRUE  
 LTUSB\_OC\_L == USB\_C\_OC\_L  
 MAKE\_BASE=TRUE  
 USB Port "D" = Camera  
 =USB2\_CAMERA\_P == USB2\_CAMERA\_P == USB\_D\_P  
 MAKE\_BASE=TRUE  
 =USB2\_CAMERA\_N == USB2\_CAMERA\_N == USB\_D\_N  
 MAKE\_BASE=TRUE  
 UNUSED\_USB\_D\_OC\_L == USB\_D\_OC\_L  
 MAKE\_BASE=TRUE  
 USB Port "E" = ExpressCard  
 =USB2\_EXCARD\_P == USB2\_EXCARD\_P == USB\_E\_P  
 MAKE\_BASE=TRUE  
 =USB2\_EXCARD\_N == USB2\_EXCARD\_N == USB\_E\_N  
 MAKE\_BASE=TRUE  
 EXCARD\_OC\_L == USB\_E\_OC\_L  
 MAKE\_BASE=TRUE  
 USB Port "F" = IR Receiver  
 =USB\_IR\_P == TP\_USB\_IRP == USB\_F\_P  
 MAKE\_BASE=TRUE  
 =USB\_IR\_N == TP\_USB\_IRN == USB\_F\_N  
 MAKE\_BASE=TRUE  
 USB Port "G" = Bluetooth (M13P)  
 =USB\_BT\_P == USB\_BT\_P == USB\_G\_P  
 MAKE\_BASE=TRUE  
 =USB\_BT\_N == USB\_BT\_N == USB\_G\_N  
 MAKE\_BASE=TRUE  
 USB Port "H" = Trackpad (Geyser)  
 =USB\_TRACKPAD\_P == USB\_TRACKPAD\_P == USB\_H\_P  
 MAKE\_BASE=TRUE  
 =USB\_TRACKPAD\_N == USB\_TRACKPAD\_N == USB\_H\_N  
 MAKE\_BASE=TRUE



Chassis connection to be made at the mounting hole northwest of the DVI connector



Chassis connection to be made at the mounting hole southwest of the USB connector




Chassis connection to be made at the mounting hole east of the LVDS connector



Signal Aliases	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	6		81



CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM\*50  
 SO THE TDI PULL UP THROUGH 54.9 OHM, TMS PULL UP THROUGH 54.9 OHM  
 TCK PULL DOWN THROUGH 54.9 OHM (FOLLOW UP XDP DESIGN REFERENCE)

**CPU 1 OF 2-FSB**


SYNC\_MASTER=M42 SYNC\_DATE=09/08/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	NONE	SHT	OF
		7	81



**CPU 2 OF 2-PWR/GND**  
 SYNC\_MASTER=M42 SYNC\_DATE=09/08/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	NONE	SHT	OF
		8	81




CPU VCORE HF AND BULK DECOUPLING



VCCA (CPU AVdd) Decoupling




VCCP (CPU I/O) Decoupling



CPU VCORE VID Connections

Resistors to allow for override of CPU VID  
 Will probably be removed before production




CPU Decoupling & VID

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	NONE	SHT	OF
		9	81



**CPU MISC1-TEMP SENSOR**


SYNC\_MASTER=M42 SYNC\_DATE=09/08/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	10	81	

# CPU ITP700FLEX DEBUG SUPPORT



ITP TCK SIGNAL LAYOUT NOTE:  
 ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S  
 TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX  
 CONNECTOR'S FBO PIN.


## CPU ITP700FLEX DEBUG

SYNC\_MASTER=MSZNC\_DATE=09/08/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	NONE	SHT	OF
		11	81



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	12	81	

LVDS Disable

Can leave all signals NC if LVDS is not implemented  
Tie VCC\_TXLVDS and VCCA\_LVDS to GND. If SDVO is used  
VCCD\_LVDS must remain powered with proper decoupling.  
Otherwise, tie VCCD\_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only  
S-Video: DACB & DACC only  
Component: DACA, DACB & DACC



Unused DAC outputs must remain powered, but can omit  
filtering components. Unused DAC outputs should  
connect to GND through 75-ohm resistors.

TV-Out Disable

Tie DACx\_OUT, IRTNx, and IREF to 1.5V power rail.  
Tie VCCD\_TV DAC, VCCD\_QTV DAC, VCCA\_TV DACx, and  
VCCA\_TV BG to 1.5V power rail. Tie VSSA\_TV BG to GND.

CRT Disable

Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie  
HSYNC and VSYNC to GND. Tie VCCA\_CRT DAC to VCC Core  
rail, and tie VSSA\_CRT DAC and VCC\_SYNC to GND.



SDVO Alternate Function

SDVO\_TVCLKIN#  
SDVO\_INT#  
SDVO\_FLDSTALL#

SDVO\_TVCLKIN  
SDVO\_INT  
SDVO\_FLDSTALL


SDVOB\_RED#  
SDVOB\_GREEN#  
SDVOB\_BLUE#  
SDVOB\_CLKN  
SDVOC\_RED#  
SDVOC\_GREEN#  
SDVOC\_BLUE#  
SDVOC\_CLKN

SDVOB\_RED  
SDVOB\_GREEN  
SDVOB\_BLUE  
SDVOB\_CLKP  
SDVOC\_RED  
SDVOC\_GREEN  
SDVOC\_BLUE  
SDVOC\_CLKP

**NB PEG / Video Interfaces**  
SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	NONE	SHT	OF
		13	81



**NB Misc Interfaces**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT OF		
NONE	14 OF		81



**NB DDR2 Interfaces**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-6941</b>	REV. <b>07001</b>
	SCALE NONE	SHEET <b>15</b>	OF <b>81</b>

NCTF balls are Not Critical To Function






These connections can break without impacting part performance.

OMIT



1.05V, Internal Graphics: 350mA Max  
 1.05V, External Graphics: 1500mA Max  
 1.5V, Internal Graphics: 550mA Max

1.8V Max Current  
 Speed 1 Channel 2 Channel  
 400MTs 1300mA 2400mA  
 533MTs 1500mA 2800mA  
 667MTs 1700mA 3200mA



### NB Power 1

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	16	81	





**NB Power 2**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-6941</b>	REV. <b>07001</b>
	SCALE NONE	SHEET <b>17</b>	OF <b>81</b>



**NB Grounds**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART












APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-6941</b>	REV. <b>07001</b>
	SCALE NONE	SHEET <b>18</b>	OF <b>81</b>

### Power Interface


These are the power signals that leave the NB "block"

Rail Totals:

2310mA Max?	=PPVCORE_S0_NB	1500mA Max
	=PP1V05_S0_FSB_NB	10mA Max?
	=PP1V05_S0_NB_VTT	800mA Max
	=PP1V05_S0_NB_CRT	?mA Max
3674mA Max	=PP1V5_S0_NB	?mA Max
	=PP1V5_S0_NB_3G	>1500mA Max
	=PP1V5_S0_NB_3GPLL	
	=PP1V5_S0_NB_PCIE	?mA Max
	=PP1V5_S0_NB_PLL	100mA Max
	=PP1V5_S0_NB_TVDAC	24mA Max
	=PP1V5_S0_NB_VCCD_HMPLL	150mA Max
	=PP1V5_S0_NB_VCCAUX	1900mA Max
3200mA Max	=PP1V8_S3_MEM_NB	3200mA Max
132mA Max	=PP2V5_S0_NB_VCCSYN	70mA Max
	=PP2V5_S0_NB_VCC_TXLVDS	60mA Max
	=PP2V5_S0_NB_VCCA_3GBG	2mA Max
40mA Max?	=PP3V3_S0_NB	?mA Max
	=PP3V3_S0_NB_VCC_HV	40mA Max



**NB (GM) Decoupling**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB_CFG<3>	RESERVED
-----------	----------

Internal pull-ups

NB_CFG<13:12>	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal Operation
---------------	--

NB_CFG<4>	RESERVED
-----------	----------

NB_CFG<14>	RESERVED
------------	----------

<sup>14</sup> NB\_CFG<5>  
Internal pull-up

NB_CFG<5>	High = DMIx4 DMI x2 Select Low = DMIx2
-----------	--

PROBABLY NOT NEEDED

NBCFG\_DMI\_X2  
R2075  
2.2K  
5%  
1/16W  
MF-LF  
2402

NB_CFG<15>	RESERVED
------------	----------

NB_CFG<6>	RESERVED
-----------	----------

<sup>14</sup> NB\_CFG<16>  
Internal pull-up

NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
------------	--

NBCFG\_DYN\_ODT\_DISABLE  
R2085  
2.2K  
5%  
1/16W  
MF-LF  
2402

<sup>14</sup> NB\_CFG<7>  
Internal pull-up

NB_CFG<7>	High = Mobile CPU CPU Strap Low = RESERVED
-----------	--

NO STUFF  
R2077  
2.2K  
5%  
1/16W  
MF-LF  
2402

NB_CFG<17>	RESERVED
------------	----------

NB_CFG<8>	RESERVED
-----------	----------

<sup>14</sup> NB\_CFG<18>  
Internal pull-down

NB_CFG<18>	High = 1.5V VCC Select Low = 1.05V
------------	--

=PP3V3\_S0\_NB  
NBCFG\_VCC\_1V5  
R2058  
2.2K  
5%  
1/16W  
MF-LF  
2402

<sup>14</sup> NB\_CFG<9>  
Internal pull-up

NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
-----------	---

NBCFG\_PEG\_REVERSE  
R2079  
2.2K  
5%  
1/16W  
MF-LF  
2402

<sup>14</sup> NB\_CFG<19>  
Internal pull-down

NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
------------	---

=PP3V3\_S0\_NB  
NBCFG\_DMI\_REVERSE  
R2059  
2.2K  
5%  
1/16W  
MF-LF  
2402

NB_CFG<10>	RESERVED
------------	----------

945 External Design Spec says reserved

<sup>14</sup> NB\_CFG<20>  
Internal pull-down

NB_CFG<20>	High = Both active PCIe Backward Interop. Mode Low = Only SDVO or PCIe x1
------------	---


=PP3V3\_S0\_NB  
NBCFG\_SDVO\_AND\_PCIE  
R2060  
2.2K  
5%  
1/16W  
MF-LF  
2402

NB_CFG<11>	RESERVED
------------	----------

PROBABLY NOT NEEDED

**NB Config Straps**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	NONE	SHT	OF
		20	81



NOTE:  
POR IS SMC WILL PUT LAN INT'F  
INTO RESET STATE TO SAVE PWR.  
INTEL CONFIRMS OK TO LEAVE PINS AS NC

NOTE: DDREQ HAS INTERNAL 11.5K PD






NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_RST#	INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	21	81	




SB: 2 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SCALE NONE	SHT 22	OF 81	SIZE	DRAWING NUMBER	REV.
			D	051-6941	07001
APPLE COMPUTER INC.					



SB: 3 OF 4

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	23	81	




SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	24		81






SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	25	81	

### RTC Battery Connector





518S0226


NOTE: R2607 and D2600 form the double-fault protection for RTC battery.

22	PCI FRAME L	R2623	1	2	8.2K
22	PCI IRDY L	R2624	1	2	8.2K
22	PCI TRDY L	R2625	1	2	8.2K
22	PCI STOP L	R2626	1	2	8.2K
22	PCI SERR L	R2627	1	2	8.2K
22	PCI DEVSEL L	R2628	1	2	8.2K
22	PCI PERR L	R2630	1	2	8.2K
22	PCI LOCK L	R2629	1	2	8.2K
22	PCI REQ0 L	R2632	1	2	8.2K
22	PCI REQ1 L	R2631	1	2	8.2K
22	PCI REQ2 L	R2633	1	2	8.2K
22	PCI REQ3 L	R2634	1	2	8.2K
22	INT PIROA L	R2637	1	2	8.2K
22	INT PIROB L	R2636	1	2	8.2K
22	INT PIROC L	R2638	1	2	8.2K
22	INT PIROD L	R2639	1	2	8.2K
22	SB GPIO2	R2640	1	2	8.2K
22	SB GPIO3	R2642	1	2	8.2K
22	SB GPIO4	R2641	1	2	8.2K



### SB RTC Crystal Circuit



### Platform Reset Connections




Initial resistor values are based on CRB, but may change after characterization.




SB Misc		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	26		81




### ICH7-M SMBus Connections




### SMC "0" SMBus Connections




### SMC "B" SMBus Connections




### SMC "A" SMBus Connections



### SMC "Battery A" SMBus Connections



### SMC "Battery B" SMBus Connections



### M1 SMBus Connections

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	27	81	

# Page Notes



Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)

Signal aliases required by this page:  
 - =I2C\_SODIMMA\_SCL  
 - =I2C\_SODIMMA\_SDA

BOM options provided by this page:  
 (NONE)

NOTE: This page does not supply VREF.  
 The reference voltage must be provided by another page.

"Upper" (surface-mount) slot



DDR2 SO-DIMM Connector A  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER		REV.
	NONE	D 051-6941		07001
		SHT	OF	
		28	81	

# Page Notes


Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)

Signal aliases required by this page:  
 - =I2C\_SODIMMB\_SCL  
 - =I2C\_SODIMMB\_SDA


BOM options provided by this page:  
 (NONE)

NOTE: This page does not supply VREF.  
 The reference voltage must be provided by another page.

"Lower" (thru-hole) slot



## DDR2 Bypass Caps (For return current)




### DDR2 SO-DIMM Connector B

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	29	81	



Resistor prevents pwr-gnd short  
 SODIMM A SA1  
 ADDR=0xA4 (WR) / 0xA5 (RD)

8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors  
 Ensure CS\_L and ODT resistors are close to SO-DIMM connector



**Memory Active Termination**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	30		81

8

7

6

5

4

3

2

1

# Page Notes


Power aliases required by this page:

- =PP5V\_S0\_MEMVTT
- =PP1V8\_S0\_MEMVTT
- =PP0V9\_S0\_MEMVTT\_LDO

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

## DDR2 Vtt Regulator



### Memory Vtt Supply

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	31	81	



**DDR2 Vref**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	REV.
NONE	32	81	





CRITICAL  
NEED TO CHECK CAP VALUE

(EACH POWER PIN PLACED ONE 0.1UF)  
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

(FROM ICH7 GPIO18 STPPCI\* )  
(FROM ICH7 GPIO20 STPCPU\* )

NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?

FCTSEL	FCTSEL	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT_SST100MC_SST*	FOR INT. GRAPHIC SYSTEM
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	27M_NON_SPREAD	27M_SPREAD	SRCT0	SRCC0
1	1	OFF	LOW	SRCT0	SRCC0

\* FOR EXT. GRAPHIC SYSTEM

**CLOCKS**


SYNC\_MASTER=MSYNC\_DATE=09/08/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	33		81



NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
0	0	0	0	266M
0	0	0	1	133M
0	0	1	0	166M
0	1	0	0	100M
1	0	0	0	100M
1	0	1	0	333M
1	1	0	0	400M
1	1	1	1	RESERVED

# NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

**Clock Termination**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	34	81	

8

7

6

5

4

3


2

1

D

D


### TPM Crystal Circuit



C

C

### SMC G3Hot Oscillator



B

B

A

A

**Mobile Clocking**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT OF		
NONE	35 OF		81

8

7

6

5


4

3


2

1

# IDE (ODD) Connector



SB GPIO5 = ODD\_PWR\_EN L  
MAKE\_BASE=TRUE  
Should get SB page updated.




- 21 SATA A R2D C P == TP SATA A R2DP  
MAKE\_BASE=TRUE
- 21 SATA A R2D C N == TP SATA A R2DN  
MAKE\_BASE=TRUE
- 21 SATA A D2R P == TP SATA A D2RP  
MAKE\_BASE=TRUE
- 21 SATA A D2R N == TP SATA A D2RN  
MAKE\_BASE=TRUE

- 21 SATA RBIAS P == SATA RBIAS  
MAKE\_BASE=TRUE
- 21 SATA RBIAS N == SATA RBIAS  
MAKE\_BASE=TRUE

Placement note  
Place within 12.7mm  
from ball of SB

**PATA Connector**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT OF		
NONE	36		81



**ETHERNET CONTROLLER**  
 SYNC\_MASTER=M42 SYNC\_DATE=09/08/2005  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	NONE	SHT	OF
		37	81

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
BY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
ETHERNET	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
PHY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D


### Page Notes

Power aliases required by this page:  
 - =PP2V5\_ENET  
 - =GND\_CHASSIS\_ENET

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

Transformers should be mirrored on opposite sides of the board



**Ethernet Connector**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	NONE	SHT	OF
		38	81

PAGE NOTES

INPUT
=PP3V3\_S0\_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
=PP3V3\_S0\_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
PCI\_GNT3\_L - PCI GRANT FROM SB
PCI\_CLK\_FW - NEED TO REFERENCE TO ALIAS PAGE
PCI\_RST\_L - PCI RESET FROM SB
FW\_PC0 - FIREWIRE POWER CLASS IDENTIFIER

INPUT/OUTPUT

PCI\_AD<0..31>, PCI\_C\_BE\_L<0..3>, PCI\_FRAME\_L, PCI\_IRDY\_L, PCI\_TRDY\_L,
PCI\_DEVSEL\_L, PCI\_STOP\_L, PCI\_PAR, PCI\_PERR\_L, PCI\_SERR\_L
FW\_A\_TPA\_P/N, FW\_A\_TPB\_P/N, FW\_A\_TPBIAS - PORT 0 FIREWIRE DIFF PAIRS
FW\_B\_TPA\_P/N, FW\_B\_TPB\_P/N, FW\_B\_TPBIAS - PORT 1 FIREWIRE DIFF PAIRS
FW\_C\_TPA\_P/N, FW\_C\_TPB\_P/N, FW\_C\_TPBIAS - PORT 2 FIREWIRE DIFF PAIRS


OUTPUT

PCI\_REQ3\_L - PCI REQUEST TO SB
PM\_CLKRUN\_L - CLOCK-RUN PCI PROTOCOL
INT\_PIRQD\_L - INTERRUPT TO SB
PCI\_PME\_FW\_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)






PAGE HISTORY

5/18/2005 - FIRST REVISION OF PAGE
6/22/2005 - BGA VERSION OF FW32306 ADDED
6/22/2005 - CHANGED PIN 1 TO INT\_PIRQD (PER ARCHITECTURAL DEFINITION)
6/22/2005 - CHANGED PIN 11 TO INT\_PIRQD (PER ARCHITECTURAL DEFINITION)
6/22/2005 - CHANGED REQ3\_L TO REQ3/REQ3\* (PER ARCHITECTURAL DEFINITION)
6/22/2005 - ADDED CLK\_RUN\_DOWN\_ON\_RST\* AND REMOVED CONNECTION TO PLT\_RST\_L
6/22/2005 - ADDED CONSTRAINTS TO BE USED ON BOARD SIDE
6/22/2005 - REMOVED CONSTRAINTS AS THEY WILL BE MANAGED ON BOARD SIDE
6/22/2005 - CHANGED C4421 - REDUNDANT
6/22/2005 - BEING OUT PCI CONNECTION TO BE CONNECTED ON PORT PAGE
7/26/2005 - CONNECTED PIN E10 TO GND

MOBILE TURNS OFF CONTROLLER POWER DURING SLEEP
0.001A DURING SLEEP



CONNECT TO VDD FOR 3.3V OPERATION



MANUFACTURING TEST PINS

DUAL PORT DEVICES ARE POWER CLASS 4 ('100')
SINGLE PORT DEVICES ARE POWER CLASS 0 ('000')
LOW = NOT BUS MANAGER
LOW = PCI OPERATION

FIREWIRE CONTROLLER
SYNC\_MASTER=MSYNC\_DATE=08/29/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns for Apple Computer Inc., Drawing Number (051-6941), Revision (07001), Scale (NONE), and Sheet (39 OF 81).

# Page Notes


Power aliases required by this page:  
 - =PPBUS\_S0\_FWPWRSW (system supply for bus power)  
 - =PP3V3\_S0\_FWPORTPWRSW

Signal aliases required by this page:  
 - =FWPWR\_PWRON (see related text note below)

BOM options provided by this page:  
 (NONE)

## Port Power Switch

## FireWire Port Current Sense



If =FWPWR\_PWRON is NC:  
 Enables port power when machine is running or on AC.

If =FWPWR\_PWRON is low when off:  
 Enables port power when machine is running or on AC and not shut down.

### FireWire Port Power

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	40	81	



ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	FW	FW_110D
BY	FW	FW_110D
PHY	FW	FW_110D
PAGE	FW	FW_110D

### Page Notes

Power aliases required by this page:  
 - =PPFW\_PORT1  
 - =PP3V3\_S5\_FWLATEVG  
 - =GND\_CHASSIS\_FW\_PORT1


Signal aliases required by this page:  
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:  
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)



### "Snapback" & "Late VG" Protection




2nd TPA/TPB pair unused

3rd TPA/TPB pair unused


- FW B TPBIAS == NC FW B TPBIAS
- FW B TPA P == NC FW B TPAP
- FW B TPA N == NC FW B TPAN
- FW B TPB P == NC FW B TPBP
- FW B TPB N == NC FW B TPBN
- FW C TPBIAS == NC FW C TPBIAS
- FW C TPA P == NC FW C TPAP
- FW C TPA N == NC FW C TPAN
- FW C TPB P == NC FW C TPBP
- FW C TPB N == NC FW C TPBN

### FW Power Class Strap

Single-port system sets PC=0



### Late-VG Protection Power



**FireWire Ports**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	41	81	

8

7

6

5

4

3


2

1

D

D


### Top-Case Connector



C

C


### Camera Connector



B

B

### Bluetooth (M13P) & SATA HDD Flex Connector



A

A

### Internal USB Connections

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT OF		
NONE	42 OF		81

8

7

6


5

4

3

2

1



Port Power Switch

Right USB Port

Place L5200, L5205 and L5206 across moat

External USB Connector


SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT OF		
NONE	43 OF		81

# Left I/O Board Connector



Left I/O Board Connector  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT OF		
NONE	44 OF		81

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A


A

PCI-E x1 Port "A" = Ethernet (Yukon)


PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard




PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused



**PCI-E Connections**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	45	81	

8

7

6

5





4

3

2

1

UNUSED PINS HAVE THE FORMAT UNLXX WHERE LXX IS THE PORT NUMBER. THEY ARE EITHER BY SOFTWARE THEY CAN BE LEFT NO-CONNECTED.



**SMC**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 07001
	SCALE NONE	SHT 46	OF 81

### SMC Reset Button / Brownout Detect




Silk: "SMC\_RST"

### SMC Crystal Circuit




### Debug Power Button




Silk: "PWR\_BTN"


### SMC AVREF Supply





### System (Sleep) LED Circuit




### SMC PWRGD Circuit





5V Comp threshold set to 4.476V (89%)  
ISL6269 undervoltage threshold 81-87% (2.67 - 2.87V)  
NOTE: R5965 acts as 10K pull-up for PG0OD signal



### SMC 1.05V to 3.3V Level Shifting



### SMC 3.3V to 1.05V Level Shifting




**SMC Support**  
SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001
SCALE	SHT	OF
NONE	47	81



APPLE COMPUTER INC.



LPC+ Debug Connector

SYNC\_MASTER=M42 SYNC\_DATE=07/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 07001
	SCALE NONE	SHEET 48	OF 81




# GPU / Heat Pipe Thermal Sensor




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,0,1/16W,0402	C6120		HSTHMSNS_NOT

# Right-Side/Fin Stack Thermal Sensor




# CPU Back-Up Thermal Diode




**Thermal Sensors**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT OF		
NONE	49 OF		81


### CPU Voltage Sense / Filter




### GPU Voltage Sense / Filter




### PBUS Voltage Sense Enable & Filter




### FireWire Current Sense Filter




### DCIN Current Sense Filter




### Battery Current Sense Filter




### CPU Current Sense Filter




### GPU Current Sense Filter



### 1.8V S3 (Memory) Current Sense Filter




### 1.05V S0 (NB) Current Sense Filter



## Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits




### Current & Voltage Sensing

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	50	81	




**SPI BOOTROM**  
 SYNC\_MASTER=(M42)      SYNC\_DATE=07/26/2005


**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	51	81	


### Left ALS "Connector"



### Right ALS Circuit



### Keyboard LED Driver



**ALS Support**


SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	52	81	



**Fan Connectors**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE		SHT	OF
NONE		53	81



PAGE NOTES

INPUT  
 =PP3V3\_S3\_SMS - 3.3V POWER FOR SMS (STAYS ALIVE IN SLEEP)  
 SMS\_ONOFF\_L - CONNECT TO SMC TO BE ABLE TO PUT SMS INTO LOW-POWER MODE

OUTPUT  
 SMS\_ACC\_\*\_AXIS - ACCELEROMETER OUTPUT TO SCU

PAGE HISTORY

5/19/2005 - FIRST REVISION OF PAGE  
 7/28/2005 - REMOVED BOU TABLE AND UPDATED SYMBOL TO KXM52-2050  
 7/28/2005 - CONNECTED PD PIN TO SMC'S SMS\_ONOFF\_L



**SMS**


SYNC\_MASTER=(M42)      SYNC\_DATE=07/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	54	81	



LAYOUT NOTE:  
PLACE WHERE ACCESSIBLE

LAYOUT NOTE:  
PLACE R6702-03 WHERE ACCESSIBLE

NOTE:  
SINCE CURRENT OF VSB IS NOT YET ON SPEC,  
1/8W (R6704/R6705) IS USED FOR NOW

**TPM**

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	55	81	



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	1	0	1-Phase	DCM

**CPU VCore Current Sense**

$$V_{out} = Gain * ((2.1 \text{ mV/A} * I_{load}) + V_{offset})$$

$$V_{offset} = (V_{drp\_offset} * K_{droop}) + V_{amp\_offset}$$

$$Gain = R_c / (R_a + R_b)$$

$$V_{offset \text{ worst-case}} \sim 2.3\text{mV} (+/- -1\text{A offset})$$

$$V_{out @ 36\text{A}} = 2.44\text{V} - 2.60\text{V}$$

**IMVP6 CPU VCore Regulator**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	56	81	






Connect to RUNSS pins to control outputs.  
 If unconnected, powers up with VIN.  
 NOTE: Be aware of pull-ups to VIN on these signals.


**5V / 1.5V Power Supply**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	57		81

## 2.5V S3 Regulator



## 1.2V S3 Regulator



### 2.5V & 1.2V Regulators

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001
SCALE	SHT	OF
NONE	58	81



**1.8V Supply**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	59		81

### 3.3V S5 Regulator



### 1.05V Current Sense

### 1.05V S0 Regulator



**3.3V / 1.05V Power Supplies**  
SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	60	81	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4


3

2

1

### 3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator



### 3.3V G3Hot Supply

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001
SCALE	SHT	OF
NONE	61	81



Power Aliases	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHEET	OF	
NONE	62	81	

8

7

6

5

4

3


2

1

D

D


### Left I/O Power Connector



C

C

### Battery Connector (Digital Signals)



B

B

A

A

PBus-In & Battery Connectors  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT OF		
NONE	63 OF		81

8

7

6

5

4


3

2


1

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0


### Power Control Signals




### 5V S3 FET




### 5V S0 FET




### 2.5V S0 FET




### 3.3V S3 FET




### 3.3V S0 FET




### 1.8V S0 FET




### 1.2V S0 FET



### 1.5V / 1.05V PWRGD Circuit



### Other S0 Rails PWRGD Circuit



### Unused PGOOD Signals

=P5V P1V5 PGOOD	=TP_P5V_P1V5_PGOOD
=P2V5 S3 PGOOD	=TP_P2V5 S3_PGOOD
=P1V8 S3 PGOOD	=TP_P1V8 S3_PGOOD
=P1V2 S3 PGOOD	=TP_P1V2 S3_PGOOD

These rails are monitored by LTC2908

### S3/S0 FETs & Power Control

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	64	81	






Signal	Capacitor	Value	Pin	Signal	Pin	Signal	Pin	Signal	Pin
PEG R2D C P<0>	C8420	0.1uF	1	PEG R2D P<0>	AJ31	PCIE_RX0P	AK27	PEG D2R C P<0>	11
PEG R2D C N<0>	C8421	0.1uF	1	PEG R2D N<0>	AH31	PCIE_RX0N	AJ27	PEG D2R C N<0>	11
PEG R2D C P<1>	C8422	0.1uF	1	PEG R2D P<1>	AH30	PCIE_RX1P	AJ25	PEG D2R C P<1>	11
PEG R2D C N<1>	C8423	0.1uF	1	PEG R2D N<1>	AG30	PCIE_RX1N	AH25	PEG D2R C N<1>	11
PEG R2D C P<2>	C8424	0.1uF	1	PEG R2D P<2>	AG32	PCIE_RX2P	AH28	PEG D2R C P<2>	11
PEG R2D C N<2>	C8425	0.1uF	1	PEG R2D N<2>	AF32	PCIE_RX2N	AG28	PEG D2R C N<2>	11
PEG R2D C P<3>	C8426	0.1uF	1	PEG R2D P<3>	AE31	PCIE_RX3P	AG27	PEG D2R C P<3>	11
PEG R2D C N<3>	C8427	0.1uF	1	PEG R2D N<3>	AE31	PCIE_RX3N	AE27	PEG D2R C N<3>	11
PEG R2D C P<4>	C8428	0.1uF	1	PEG R2D P<4>	AE30	PCIE_RX4P	AE25	PEG D2R C P<4>	11
PEG R2D C N<4>	C8429	0.1uF	1	PEG R2D N<4>	AD30	PCIE_RX4N	AE25	PEG D2R C N<4>	11
PEG R2D C P<5>	C8430	0.1uF	1	PEG R2D P<5>	AD32	PCIE_RX5P	AE28	PEG D2R C P<5>	11
PEG R2D C N<5>	C8431	0.1uF	1	PEG R2D N<5>	AC32	PCIE_RX5N	AD28	PEG D2R C N<5>	11
PEG R2D C P<6>	C8432	0.1uF	1	PEG R2D P<6>	AC31	PCIE_RX6P	AD27	PEG D2R C P<6>	11
PEG R2D C N<6>	C8433	0.1uF	1	PEG R2D N<6>	AB31	PCIE_RX6N	AC27	PEG D2R C N<6>	11
PEG R2D C P<7>	C8434	0.1uF	1	PEG R2D P<7>	AB30	PCIE_RX7P	AC25	PEG D2R C P<7>	11
PEG R2D C N<7>	C8435	0.1uF	1	PEG R2D N<7>	AA30	PCIE_RX7N	AB25	PEG D2R C N<7>	11
PEG R2D C P<8>	C8436	0.1uF	1	PEG R2D P<8>	AA32	PCIE_RX8P	AB28	PEG D2R C P<8>	11
PEG R2D C N<8>	C8437	0.1uF	1	PEG R2D N<8>	Y32	PCIE_RX8N	AA28	PEG D2R C N<8>	11
PEG R2D C P<9>	C8438	0.1uF	1	PEG R2D P<9>	Y31	PCIE_RX9P	AA27	PEG D2R C P<9>	11
PEG R2D C N<9>	C8439	0.1uF	1	PEG R2D N<9>	W31	PCIE_RX9N	Y27	PEG D2R C N<9>	11
PEG R2D C P<10>	C8440	0.1uF	1	PEG R2D P<10>	W30	PCIE_RX10P	Y25	PEG D2R C P<10>	11
PEG R2D C N<10>	C8441	0.1uF	1	PEG R2D N<10>	V30	PCIE_RX10N	W25	PEG D2R C N<10>	11
PEG R2D C P<11>	C8442	0.1uF	1	PEG R2D P<11>	V32	PCIE_RX11P	W28	PEG D2R C P<11>	11
PEG R2D C N<11>	C8443	0.1uF	1	PEG R2D N<11>	U32	PCIE_RX11N	V28	PEG D2R C N<11>	11
PEG R2D C P<12>	C8444	0.1uF	1	PEG R2D P<12>	U31	PCIE_RX12P	V27	PEG D2R C P<12>	11
PEG R2D C N<12>	C8445	0.1uF	1	PEG R2D N<12>	T31	PCIE_RX12N	U27	PEG D2R C N<12>	11
PEG R2D C P<13>	C8446	0.1uF	1	PEG R2D P<13>	T30	PCIE_RX13P	U25	PEG D2R C P<13>	11
PEG R2D C N<13>	C8447	0.1uF	1	PEG R2D N<13>	R30	PCIE_RX13N	T25	PEG D2R C N<13>	11
PEG R2D C P<14>	C8448	0.1uF	1	PEG R2D P<14>	R32	PCIE_RX14P	T28	PEG D2R C P<14>	11
PEG R2D C N<14>	C8449	0.1uF	1	PEG R2D N<14>	P32	PCIE_RX14N	R28	PEG D2R C N<14>	11
PEG R2D C P<15>	C8450	0.1uF	1	PEG R2D P<15>	P31	PCIE_RX15P	R27	PEG D2R C P<15>	11
PEG R2D C N<15>	C8451	0.1uF	1	PEG R2D N<15>	N31	PCIE_RX15N	R27	PEG D2R C N<15>	11

**ATI M56 PCI-E**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHEET	OF	
NONE	65	81	

### GPU VCore Current Sense

### GPU VCore Supply



**Placement Note:**  
Keep C8590, R8590, R8594 and R8597 close to inductor

Vout = 1.08V / 1.00V  
17A max output  
(Q8520 limit)


$$V_{out}(low) = 0.6V * (1 + R_a / R_b)$$

$$V_{out}(high) = 0.6V * (1 + R_a / R_{eq})$$

$$R_{eq} = R_b || R_c$$

### Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC to BBP pins.  
NOTE: BBP tracks VDDC based on GPU voltage GPIO.



$$V_{out}(low) = 0.59V * (1 + R_a/R_b)$$


$$V_{out}(high) = 0.59V * (1 + R_a/R_{eq})$$

$$R_{eq} = R_b || R_c$$

Pull-up voltage must be high enough to satisfy BBP FET Vgs (where Vs = 1.2V)  
FDC796N max Vgs is 3.0V  
Vin must be > 4.2V

### Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.5V when active. When inactive, provides VSS to BBN pins.



$$V_{out} = -10uA * R_a$$

### GPU (M56) Core Supplies

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	66	81	

# Page Notes

Power aliases required by this page:


- =PP1V5\_GPU\_VDD15
- =PP1VR1V3\_GPU\_VCORE

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



ATI M56 Core Power  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	NONE	SHT	OF
		67	81

# Page Notes

Power aliases required by this page:  
 - =PP1V8R2V0\_S0\_FB\_GPU

Signal aliases required by this page:  
 (NONE)


BOM options provided by this page:  
 (NONE)



**ATI M56 Frame Buffer I/F**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE: D	DRAWING NUMBER: 051-6941	REV.: 07001
	SCALE: NONE	SHEET: 68	OF: 81




ROMCFGID[3..0]  
 0000 = 128MB  
 0010 = 256MB  
 0100 = 64MB  
 0110 = Reserved

Renamed signals

- GPU\_CLK27M == GPU\_XTALIN
- NC\_GPU\_XTALOUT == GPU\_XTALOUT
- NC\_ATI\_ROMCS\_L == TP\_ATI\_ROMCS\_L
- NC\_FB\_A\_MAI2 == TP\_FB\_A\_MAI2
- NC\_FB\_B\_MAI2 == TP\_FB\_B\_MAI2
- NC\_GPU\_GENERICA == GPU\_GENERICA
- NC\_GPU\_GENERICB == GPU\_GENERICB
- NC\_GPU\_GENERICC == GPU\_GENERICC
- NC\_GPU\_VGA\_R == GPU\_VGA\_R
- NC\_GPU\_VGA\_G == GPU\_VGA\_G
- NC\_GPU\_VGA\_B == GPU\_VGA\_B
- TP\_GPU\_VGA\_HSYNC == GPU\_VGA\_HSYNC
- TP\_GPU\_VGA\_VSYNC == GPU\_VGA\_VSYNC
- NC\_GPU\_TV\_Y == GPU\_TV\_Y
- NC\_GPU\_TV\_C == GPU\_TV\_C
- NC\_GPU\_TV\_COMP == GPU\_TV\_COMP
- NC\_LVDS\_U\_DATAP<3> == LVDS\_U\_DATA\_P<3>
- NC\_LVDS\_U\_DATAN<3> == LVDS\_U\_DATA\_N<3>
- NC\_LVDS\_L\_DATAP<3> == LVDS\_L\_DATA\_P<3>
- NC\_LVDS\_L\_DATAN<3> == LVDS\_L\_DATA\_N<3>
- NC\_ATI\_DVPCLK == ATI\_DVPCLK
- NC\_ATI\_DVPCNTL<2..0> == ATI\_DVPCNTL<2..0>
- NC\_ATI\_DVPDATA<15..0> == ATI\_DVPDATA<15..0>

Required for debug access


TP\_ATI\_DVPDATA<23..16> == ATI\_DVPDATA<23..16>  
 Also required: GPIO10 - GPIO13



**GPU Straps**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	NONE	SHT	OF
		69	81

Power aliases required by this page:
- =PPIV8\_S0\_FB\_VDD
- =PPIV8\_S0\_FB\_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



NOTE: U8900 DQ0-7 MUST connect to GPU DQA0-7 or DQA8-15. Bits can be swapped within byte-lane, but software must know how these bits are mapped for GPU to support GDDR3 vendor/device identification scheme.

GDDR3 Frame Buffer A


SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple Computer Inc. logo and drawing information:
DRAWING NUMBER: 051-6941
REV.: 07001
SCALE: NONE
SHEET: 70 OF 81

Power aliases required by this page:  
- =PPIV8\_S0\_FB\_VDD  
- =PPIV8\_S0\_FB\_VDDQ  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
(NONE)





**GDDR3 Frame Buffer B**  
SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# Page Notes

Power aliases required by this page:  
 - =PP3V3\_GPU\_GPIOS  
 - =PP2V5\_PVDD  
 - =PP1V8\_GPU\_LVDS\_PLL

Signal aliases required by this page:  
 - =I2C\_GPU\_TMDS\_SDA - I2C data line for external TMDS transmitters  
 - =I2C\_GPU\_TMDS\_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:  
 (NONE)



## ATI M56 GPIO/DVO/Misc

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	72	81	




# Page Notes

Power aliases required by this page:  
 - =PP2V5\_S0\_GPU  
 - =PP1V8R2V5\_S0\_GPU\_LVDDR

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



Composite/S-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

## ATI M56 Video Interfaces

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)


### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	73	81	

# LCD (LVDS) INTERFACE

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL		
	VGA	VGA	GPU_R2	73 75
	VGA	VGA	GPU_G2	73 75
	VGA	VGA	GPU_B2	73 75
	LVDS	LVDS	LVDS_U_CLK_P	73 74
	LVDS	LVDS	LVDS_U_CLK_N	73 74
	LVDS	LVDS	LVDS_U_DATA_P<2..0>	73 74
	LVDS	LVDS	LVDS_U_DATA_N<2..0>	73 74
	LVDS	LVDS	LVDS_L_CLK_P	73 74
	LVDS	LVDS	LVDS_L_CLK_N	73 74
	LVDS	LVDS	LVDS_L_DATA_P<2..0>	73 74
	LVDS	LVDS	LVDS_L_DATA_N<2..0>	73 74
	TMDS	TMDS	TMDS_CLK_P	73 75 81
	TMDS	TMDS	TMDS_CLK_N	73 75 81
	TMDS	TMDS	TMDS_DATA_P<5..3>	73 75 81
	TMDS	TMDS	TMDS_DATA_N<5..3>	73 75 81
	TMDS	TMDS	TMDS_DATA_P<2..0>	73 75 81
	TMDS	TMDS	TMDS_DATA_N<2..0>	73 75 81



# INVERTER INTERFACE



### Internal Display Connectors

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	74	81	

# TMDS Filtering

Place series R's close to GPU, other parts near connector.




# VGA SYNC BUFFERS



PLACE R9750 & R9751 CLOSE TO DVI CONNECTOR


# DVI DDC CURRENT LIMIT

(55mA requirement per DVI spec)



# DVI INTERFACE

Isolation required for DVI power switch



# External Display Connector

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
[Symbol]	TMDS	TMDS
[Symbol]	TMDS	TMDS
[Symbol]	TMDS	TMDS
[Symbol]	TMDS	TMDS
[Symbol]	TMDSCONN	TMDSCONN
[Symbol]	TMDSCONN	TMDSCONN
[Symbol]	TMDSCONN	TMDSCONN
[Symbol]	TMDSCONN	TMDSCONN

# ANALOG FILTERING

PLACE CLOSE TO CONNECTOR



# Secure Signal List

Nets must be buried with no exposed vias between parts listed in SECURE\_NET property. No test points allowed between the secure devices, test points are allowed past the secure devices except on nets marked as NO\_TEST=TRUE, no test points are allowed on those nets.


SECURE_NET=U2100:U5800	SPI CE L	22 46 51
SECURE_NET=U2100:U5800	SPI SO	22 46 51
SECURE_NET=U2100:U5800	SPI SI	22 46 51
SECURE_NET=U2100:U5800	SPI ARB	22 46
SECURE_NET=U5800:U7530	BOOT LPC SPI L	5 22 46 48
SECURE_NET=U5800:U7530	IMVP VR ON	46 56
SECURE_NET=U0700:U9950:Q9955	XDP TCK	7 11 76
SECURE_NET=U9950:U5800	SMC XDP TCK 3 3	46 76
SECURE_NET=U5800:R9955	SMC XDP TCK L	
SECURE_NET=U9955:Q9955	SMC XDP TCK L R	

NEED TO TURN PCI\_GNT3\_L INTO A NC NET!

# SMC <-> CPU JTAG Level-Shifting

ALL OF THESE PARTS WILL BE COVERED IN EPOXY

Place these parts on one side and as close together as possible, and keep enough room from other parts to leave room for epoxy covering. Nets that are local to this circuit do not need test points as they will not be accessible.



## Physical Security

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	07001
SCALE	SHT	OF
NONE	76	81

	8	7	6	5	4	3	2	1
	<p>Date - Radar # - Description</p> <p><u>DMS Release #03000 (RFA #394758)</u></p> <p>2005/08/11 - 4214109 - Changed J4931 to proper 518S0342 part.  2005/08/12 - 4231030 - Changed pinout of J4960, added placement notes.</p> <p><u>Changes from Proto Branch (DMS Release #04000):</u></p> <p>2005/08/27 - 4230219 - Changed Y3301 to non-obsolete part.  2005/08/27 - 4235208 - Changed value of R7707 to fix 2.5V S3 supply.  2005/08/27 - 4235213 - Changed R8305, R8310, R8315 to slow down FET RCs.  2005/08/27 - 4235401 - Moved a few pins at LIO BTB connector.</p> <p>2005/08/27 - 4227325 - Removed S0 option for camera, now S3-only.  2005/08/27 - 4227369 - Removed SMC options for display/backlight, now GPU-only.  2005/08/27 - 4225433 - Changed PBUS voltage sense circuit.  2005/08/28 - 4217535 - Added Left ALS FFC connector.  2005/08/28 - 4232563 - Changed analog video from Y/C/Comp to G2/R2/B2.  2005/08/28 - 4235203 - Changed BOM settings to stuff R2251.  2005/08/28 - 4217524 - Added LEFT ALS connector (J6430).  2005/08/28 - 4217535 - OMITs and tables to change 4-pin WTB connector parts.  2005/08/28 - 4221973 - Added pull-up for SB GPIO22 (REQ4#).  2005/08/28 - 4225369 - Changed ISL6269 PVCC aliases, added RC for 3.3V S5.  2005/08/28 - 4225433 - Changed PBUS Voltage Sense circuit.  2005/08/28 - 4227322 - Changed FW323 PCI_VIOS pin from 3.3V S0 to 3.3V S3.  2005/08/28 - 4235179 - OMIT and table to change 8-pin DC-In connector to 6-pin.  2005/08/28 - 4235179 - Changed PBUS net names to merge PBUS A &amp; PBUS B.  2005/08/28 - 4232715 - Added FireWire ISense resistor, changed INA193 to INA194.  2005/08/28 - 4235217 - Added RC on Q3820 gate to slow down ODD FET turn-on.  2005/08/28 - 4225369 - OMITs and tables for staged LeMenu BOM approach.  2005/08/28 - 4227323 - Repinned Top-Case Flex connector.</p> <p><u>DMS Checkin #04001</u></p> <p>2005/08/29 - 4235179 - Changed J8200 to proper 6-pin part.  2005/08/29 - 4232826 - Changed MEM_ODT* from RPAKs to discrete Rs.  2005/08/29 - 4217524 - Changed R6430 from 4.5K to 3.5K.  2005/08/29 - 4237119 - Changed LIO 5V S3 to 5V S5.  2005/08/29 - 4225369 - Changed 3.3V S5 sequence to follow 5V S5 PGOOD.  2005/08/29 - 4227336 - Changed Y5920 to 197S0169.  2005/08/29 - 4227309 - Resolved sync issues with M38 (SB page 21).  2005/08/29 - 4227310 - Resolved sync issues with M38 (SB page 22).  2005/08/29 - 4227312 - Resolved sync issues with M38 (SB page 23).  2005/08/29 - 4227322 - Sync page 44 with M42 to fix FW power net S-states.  2005/08/29 - 4227332 - Resolved sync issues with M38 (SMC page 58).  2005/08/29 - 4227335 - Changed U5900 to resolve ROHS issue.</p> <p><u>DMS Checkin #04002</u></p> <p>2005/08/30 - 4225433 - Fixed voltage divider values in PBUS VSense circuit.  2005/08/30 - 4217535 - Removed BOM tables and OMITs for new 4-pin WTB connector.  2005/08/31 - 4214109 - Reversed pinout of J4931 to match updated PCB footprint.  2005/08/31 - 4227328 - Added ESD protection diode on right USB port.  2005/08/31 - 4223808 - Various power supply R/C updates, plus some R/C adds.  2005/08/31 - 4227315 - Changed BSA bus pull-ups from 2K to 10K.  2005/08/31 - 4237025 - Added R8824 and R8827 for GPU memory configuration straps.</p> <p><u>DMS Checkin #04003</u></p> <p>2005/08/31 - 4240157 - Corrected pinout at SATA/BT conn (J4960) to match flex.  2005/08/31 - 4240150 - Swapped PCIE Mini Card R2D/D2R connections at J5500.  2005/08/31 - 4232563 - Corrected net properties on R2/G2/B2 nets.  2005/08/31 - 4227306 - Swapped primary &amp; alt part numbers for CPU VCore caps.  2005/08/31 - 4240300 - Changed C6455 to a smaller part for cost &amp; MCO.  2005/08/31 - 4240486 - Power line width &amp; neck reductions at PCB request.  2005/08/31 - 4240257 - Swapped some top &amp; bottom EMC connections at DVI connector.</p> <p><u>DMS Checkin #04004</u></p> <p>2005/08/31 - 4227328 - Changed EMI caps from 50V to 16V to fid in ESD protection.</p> <p><u>DMS Checkin #04005</u></p> <p>2005/09/02 - 4241087 - Fixed pinout of USB D+/D- at camera connector to match FHB.  2005/09/02 - 4243269 - Inverted GPU VCore control, adjusted supply R values.  2005/09/02 - 4244019 - Moved GPU-related power alias from PP3V3_S0 to PP3V3_S0_GPU.  2005/09/02 - 4240486 - Adjusted line/neck widths, changed J4931 to 518S0371.</p> <p><u>DMS Checkin #04006</u></p> <p>2005/09/03 - 4232534 - Fixed documentation of battery address on I2C page.  2005/09/03 - 4244484 - Changed P1V5S0_RUNSS circuit to work properly in G3Hot.  2005/09/03 - 4244539 - Added GPUVCORE_PGOOD to 1.2V, 1.8V, &amp; 2.5V S0 sequence.  2005/09/03 - 4227315 - Changed SMBus pull-ups to 4.7K.  2005/09/03 - 4232534 - Added notes for power supplies and connectors.</p> <p><u>DMS Checkin #04007</u></p> <p>2005/09/06 - 4240486 - Removed NO_TEST property from GPU HSYNC and VSYNC.  2005/09/06 - 4246683 - Removed NO_STUFF option from R8805 per ATI request.  2005/09/06 - 4232534 - Fixed label BOM tables to call out proper EEE #'s.</p> <p><u>DMS Release #05000-07000 (Proto 2 releases)</u></p> <p>2005/09/08 - 4247941 - Net property &amp; name changes to support PCB/ICT requests.  2005/09/08 - 4248911 - Sync with M38 &amp; M42  2005/09/08 - 4214493 - Combined RTC coin cell diodes into dual-diode package.  2005/09/08 - 4229560 - First implementation of Physical Security Guidelines.  2005/09/16 - 4256660 - Updated FUNC_TEST property for merged PBUS.  2005/09/16 - 4229560 - Changed FW PCI REQ/GNT pair for Physical Security.  2005/09/20 - 4214847 - Updated L1970 (old part no longer exists in library).  2005/09/26 - 4239505 - Updated J4200 (old part no longer exists in library).  2005/09/26 - 4274915 - Thermal sensor BOM updates from Proto 2 MLB branch.  2005/09/26 - 4274915 - U6301 part number updated to M1 development BootROM.</p>							
D								D
C								C
B								B
A								A
	8	7	6	5	4	3	2	1

Revision History		
SYNC_MASTER=N/A	SYNC_DATE=N/A	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER 051-6941	REV. 07001
	SCALE NONE	SHT 77	OF 81

## FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FSB_ADDR	*	=3:1_SPACING	FSB_DATA	*	=3:1_SPACING
FSB_ADDR2ADDR	*	=2:1_SPACING	FSB_DATA2DATA	*	=2:1_SPACING
FSB_ADSTB	*	=3:1_SPACING	FSB_DSTB	*	=3:1_SPACING
FSB_ADDR2ADSTB	*	=3:1_SPACING	FSB_DATA2DSTB	*	=3:1_SPACING

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FSB_COMMON	*	=2:1_SPACING

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 3:1, even in constraint areas.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.2 & 4.3

## CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
CPU_2T01	*	=2:1_SPACING
CPU_COMP	*	25 MIL
CPU_GTLREF	*	25 MIL
CPU_ITP	*	=2:1_SPACING
CPU_VCCSENSE	*	25 MIL

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.4, 4.6.2, & 5.8.2.4

## DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	Y	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
MEM_CLK2MEM	*	=4:1_SPACING
MEM_CTRL2CTRL	*	=2:1_SPACING
MEM_CTRL2MEM	*	=3:1_SPACING
MEM_CMD2CMD	*	=1.5:1_SPACING
MEM_CMD2MEM	*	=3:1_SPACING
MEM_DATA2DATA	*	=1.5:1_SPACING
MEM_DATA2MEM	*	=3:1_SPACING
MEM_DQS2MEM	*	=3:1_SPACING
MEM_2OTHER	*	25 MIL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CTRL2MEM
MEM_CLK	MEM_CMD	*	MEM_CMD2MEM
MEM_CLK	MEM_DATA	*	MEM_DATA2MEM
MEM_CLK	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

Need to support MEM\*-style wildcards!

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 6.2

## PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
PCIE	*	20 MIL
DMI	*	20 MIL

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 7.2, 9.2 & 10.5.2

## Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
IDE	*	=1.8:1_SPACING
SATA	*	20 MIL

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 10.6 & 10.7.2

## Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIO_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
AUDIO	*	=1.8:1_SPACING

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

## USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB2_90D	*	Y	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
USB2	*	=4:1_SPACING
USB2_2CLK	*	25 MIL

DG says minimum spacing 50 mils to clocks

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.10.1.2

## Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
SMB	*	=3:1_SPACING
SPI	*	=1.8:1_SPACING

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.17.1.1

## Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
CLK_FSB	*	25 MIL
CLK_PCIE	*	20 MIL
CLK_MED	*	20 MIL
CLK_SLOW	*	10 MIL

## Napa Platform Constraints

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	78		81

### GDDR3 (Frame Buffer) Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FB_35S_TO_55S	*	Y	=35_OHM_SE	=55_OHM_SE	=35_55_OHM_SE	=STANDARD	=STANDARD
FB_40S	*	Y	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
FB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FB_75D	*	Y	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FB_ADCTRL	*	=2.5:1_SPACING
FB_CLK	*	=2.5:1_SPACING
FB_DATA	*	=2.5:1_SPACING

ADDR/CTRL lines should route 35-ohms to T, then 55-ohms to each VRAM device.  
CTRL lines are 55-ohm single-ended impedance.  
DQ/DQM/DQS lines are 40-ohm single-ended impedance.

NOTE: CLK lines are specified in Layout Guide as 40-ohm single-ended. We treat as 75-ohm differential.  
NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"

SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADON-05), Sections 7 & 8.1.2.

### Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
TMDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
VGA_75S	*	Y	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
LVDS	*	=3:1_SPACING
TMDS	*	=3:1_SPACING
VGA	*	15 MIL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
LVDS_PAIR2PAIR	*	25 MIL
TMDS_PAIR2PAIR	*	25 MIL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	LVDS	*	LVDS_PAIR2PAIR
TMDS	TMDS	*	TMDS_PAIR2PAIR

LVDS and TMDS signals are 100-ohm +/- 10% differential impedance.  
LVDS and TMDS pairs should be kept at least 25 mils apart.  
Ground shields can be used around each pair if spacing cannot be met.  
VGA should be routed as close to 75-ohms single-ended impedance as possible.  
VGA signals should be kept at least 15 mils from other traces.  
Ground shields recommended around VGA signals.

NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"

SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADON-05), Sections 7 & 8.1.2.

### High-Speed I/O Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
FW_110D	*	Y	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
ENET	*	=3:1_SPACING
FW	*	=3:1_SPACING

note

### PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
PCI	*	=2:1_SPACING

### More System Constraints

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	SHT	OF	
NONE	79	81	

# M1 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA			MM	15.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	12.7 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.100 MM	0.100 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.124 MM	0.124 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.150 MM	0.150 MM			
45_OHM_SE	*	Y	0.105 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
40_OHM_SE	*	Y	0.131 MM	0.131 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.230 MM			
35_OHM_SE	*	Y	0.165 MM	0.165 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.335 MM	0.335 MM			
27P4_OHM_SE	*	Y	0.240 MM	0.240 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_55_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.100 MM			
35_55_OHM_SE	*	Y	0.165 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

## Unsupported rule

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	Y	0.149 MM	0.149 MM	=STANDARD	0.125 MM	0.125 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_DIFF	*	Y	0.131 MM	0.131 MM	=STANDARD	0.125 MM	0.125 MM
75_OHM_DIFF	TOP, BOTTOM	Y	0.161 MM	0.161 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.115 MM	0.111 MM	=STANDARD	0.125 MM	0.125 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.101 MM	0.101 MM	=STANDARD	0.125 MM	0.125 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.102 MM	0.102 MM	=STANDARD	0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.080 MM	0.080 MM	=STANDARD	0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	Y	0.076 MM	0.076 MM	=STANDARD	0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
DEFAULT	*	0.1 MM
STANDARD	*	=DEFAULT
BGA_P1MM	*	=DEFAULT
BGA_P2MM	*	=DEFAULT
BGA_P3MM	*	=DEFAULT

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FB_CLK	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

Allow 0.1 MM on blind-to-buried via dogbones (layers 2 & 11)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
1.5:1_SPACING	*	0.15 MM
1.8:1_SPACING	*	0.18 MM
2:1_SPACING	*	0.2 MM
2.5:1_SPACING	*	0.25 MM
3:1_SPACING	*	0.3 MM
4:1_SPACING	*	0.4 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
1.5:1_SPACING	ISL2, ISL11	0.1 MM
1.8:1_SPACING	ISL2, ISL11	0.1 MM
2:1_SPACING	ISL2, ISL11	0.1 MM
2.5:1_SPACING	ISL2, ISL11	0.1 MM
3:1_SPACING	ISL2, ISL11	0.1 MM
4:1_SPACING	ISL2, ISL11	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
CLK_FSB	ISL2, ISL11	0.1 MM
CLK_PCIE	ISL2, ISL11	0.1 MM
CLK_MED	ISL2, ISL11	0.1 MM
CLK_SLOW	ISL2, ISL11	0.1 MM
CPU_COMP	ISL2, ISL11	0.1 MM
CPU_GTLREF	ISL2, ISL11	0.1 MM
CPU_VCCSENSE	ISL2, ISL11	0.1 MM
DMI	ISL2, ISL11	0.1 MM
LVDS_PAIR2PAIR	ISL2, ISL11	0.1 MM
MEM_2OTHER	ISL2, ISL11	0.1 MM
PCIE	ISL2, ISL11	0.1 MM
SATA	ISL2, ISL11	0.1 MM
TMDS_PAIR2PAIR	ISL2, ISL11	0.1 MM
VGA	ISL2, ISL11	0.1 MM

Rules for "Topology #3" for FSB signals, Napa DG tables 4-7 & 4-12.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FSB_ADDR	* OVERRIDE	=2:1_SPACING OVERRIDE
FSB_ADDR2ADDR	* OVERRIDE	=STANDARD OVERRIDE
FSB_ADSTB	* OVERRIDE	=2:1_SPACING OVERRIDE
FSB_ADDR2ADSTB	* OVERRIDE	=2:1_SPACING OVERRIDE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FSB_DATA	* OVERRIDE	=2:1_SPACING OVERRIDE
FSB_DATA2DATA	* OVERRIDE	=STANDARD OVERRIDE
FSB_DSTB	* OVERRIDE	=2:1_SPACING OVERRIDE
FSB_DATA2DSTB	* OVERRIDE	=2:1_SPACING OVERRIDE

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS	*	LVDS_100D
TMDS	*	TMDS_100D
TMDSCONN	*	TMDS_100D
VGA	*	VGA_75S

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
MEM_2OTHER	* OVERRIDE	0.5 MM OVERRIDE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENETCONN	*	*	ENET
TMDSCONN	*	*	TMDS

## "Stale" physical / spacing types

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ANALOG	*	*	FSB_COMMON
FSB_P2MM	*	*	FSB_COMMON
I2C	*	*	SMB
GND	*	*	STANDARD
MEM_PP1V8_S3	*	*	STANDARD
FB_PP1V8	*	*	STANDARD

FSB_ANALOG
FSB_P2MM
I2C
GND
MEM_PP1V8_S3
FB_PP1V8
PCI
PCI_55S

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S OVERRIDE	*	OVERRIDE	OVERRIDE	0.100 MM OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
MEM_70D OVERRIDE	*	OVERRIDE	OVERRIDE	0.100 MM OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.100 MM OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE


## M1 Spacing & Physical Constraints

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	NONE	SHT	OF
		80	81





**M1 Net Properties**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	07001
SCALE	NONE	SHT	OF
		81	81