

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
				2012-05-09

# SCHEM, MLB, KEPLER, 2PHASE, D2

## FSB, 5/9/2012

苹果笔记本维修交流群群号：325742634

Page	Contents	Sync	Date
1	Table of Contents	D2_KEPLER	01/13/2012
2	System Block Diagram	D2_KEPLER	01/13/2012
3	Power Block Diagram	D2_KEPLER	01/13/2012
4	Revision History	D2_KEPLER	01/13/2012
5	BOM Configuration	D2_KEPLER	01/13/2012
6	BOM Variants	D2_KEPLER	01/13/2012
7	Functional / ICT Test	D2_KEPLER	01/13/2012
8	Power Aliases	D2_KEPLER	01/13/2012
9	Signal Aliases	D2_KEPLER	01/13/2012
10	CPU DMI/PEG/FDI/RSVD	D2_KEPLER	01/13/2012
11	CPU CLOCK/MISC/JTAG	D2_KEPLER	01/13/2012
12	CPU DDR3 INTERFACES	D2_KEPLER	01/13/2012
13	CPU POWER	D2_KEPLER	01/13/2012
14	CPU POWER AND GND	D2_KEPLER	01/13/2012
15	CPU DECOUPLING-I	D2_SEAN	03/05/2012
16	CPU DECOUPLING-II	D2_SEAN	03/05/2012
17	PCH SATA/PCIe/CLK/LPC/SPI	D2_KEPLER	01/13/2012
18	PCH DMI/FDI/PM/Graphics	D2_KEPLER	01/13/2012
19	PCH PCI/USB/TP/RSVD	D2_KEPLER	01/13/2012
20	PCH GPIO/MISC/NCTF	D2_KEPLER	01/13/2012
21	PCH POWER	D2_CLEAN	03/19/2012
22	PCH GROUNDS	D2_KEPLER	01/13/2012
23	PCH DECOUPLING	D2_CLEAN	03/19/2012
24	CPU & PCH XDP	D2_KEPLER	01/13/2012
25	Chipset Support	D2_KEPLER	01/13/2012
26	USB HUB & MUX	D2_KEPLER	01/13/2012
27	CPU Memory S3 Support	D2_KEPLER	01/13/2012
28	DDR3 SDRAM Bank A (1 OF 2)	D2_KEPLER	01/13/2012
29	DDR3 SDRAM Bank A (2 OF 2)	D2_KEPLER	01/13/2012
30	DDR3 SDRAM Bank B (1 OF 2)	D2_KEPLER	01/13/2012
31	DDR3 SDRAM Bank B (2 OF 2)	D2_KEPLER	01/13/2012
32	DDR3 Termination	D2_KEPLER	01/13/2012
33	DDR3/FRAMEBUF VREF MARGINING	D2_KEPLER	01/13/2012
34	X29/ALS/CAMERA CONNECTOR	D2_KEPLER	01/13/2012
35	Thunderbolt Host (1 of 2)	D2_KEPLER	01/13/2012
36	Thunderbolt Host (2 of 2)	D2_KEPLER	01/13/2012
37	Thunderbolt Power Support	D2_KEPLER	01/13/2012
38	RIO CONNECTOR	D2_KEPLER	01/13/2012
39	SSD CONNECTOR	D2_KEPLER	01/13/2012
40	USB 3.0 CONNECTORS	D2_KEPLER	01/13/2012
41	SMC	D2_KEPLER	01/13/2012
42	SMC Support	D2_KEPLER	01/13/2012
43	LPC+SPI Debug Connector	D2_KEPLER	01/13/2012
44	SMBus Connections	D2_KEPLER	01/13/2012
45	Voltage & Load Side Current Sensing	D2_SEAN	03/05/2012

Page	Contents	Sync	Date
46	High Side and CPU/AXG Current Sensing	D2_SEAN	03/05/2012
47	Thermal Sensors	D2_SEAN	03/05/2012
48	Fan Connectors	D2_KEPLER	01/13/2012
49	KEYBOARD/TRACKPAD (1 OF 2)	D2_KEPLER	01/13/2012
50	KEYBOARD/TRACKPAD (2 OF 2)	D2_KEPLER	01/13/2012
51	DIGITAL ACCELEROMETER & GYRO	D2_KEPLER	01/13/2012
52	SPI ROM	D2_KEPLER	01/13/2012
53	AUDIO: CODEC/REGULATOR	D2_CARA	03/16/2012
54	AUDIO: HEADPHONE FILTER	D2_CARA	03/16/2012
55	AUDIO: IV SENSE	D2_CARA	03/16/2012
56	AUDIO: IV SENSE FILTER	D2_CARA	03/16/2012
57	AUDIO: SPEAKER AMP	D2_CARA	03/16/2012
58	AUDIO: JACK	D2_CARA	03/16/2012
59	AUDIO: JACK TRANSLATORS	D2_CARA	03/16/2012
60	DC-In & Battery Connectors	D2_KEPLER	01/13/2012
61	PBus Supply & Battery Charger	D2_KEPLER	01/13/2012
62	System Agent Supply	D2_KEPLER	01/13/2012
63	5V / 3.3V Power Supply	D2_KEPLER	01/13/2012
64	1V5R1V35V DDR3 SUPPLY	D2_KEPLER	01/13/2012
65	CPU IMVP7 & AXG VCore Regulator	D2_SEAN	03/05/2012
66	CPU IMVP7 & AXG VCore Output	D2_SEAN	03/05/2012
67	CPU VCCIO (1V0R1V05 S0) POWER SUPPLY	D2_KEPLER	01/13/2012
68	Misc Power Supplies	D2_KEPLER	01/13/2012
69	Power FETs	D2_KEPLER	01/13/2012
70	Power Control 1/ENABLE	D2_KEPLER	01/13/2012
71	KEPLER PCI-E	D2_KEPLER	01/13/2012
72	KEPLER CORE/FB POWER	D2_SEAN	03/05/2012
73	KEPLER FRAME BUFFER I/F	D2_SEAN	03/05/2012
74	1V05 GPU / 1V35 FB POWER SUPPLY	D2_SEAN	03/05/2012
75	GDDR5 Frame Buffer A	D2_SEAN	03/05/2012
76	GDDR5 Frame Buffer B	D2_SEAN	03/05/2012
77	KEPLER EDP/DP/GPIO	D2_SEAN	03/05/2012
78	KEPLER GPIOs,CLK & STRAPS	D2_SEAN	03/05/2012
79	KEPLER PEX PWR/GNDS	D2_SEAN	03/05/2012
80	GFX IMVP VCore Regulator	D2_SEAN	03/05/2012
81	eDP Display Connector	D2_KEPLER	01/13/2012
82	eDP Mux	D2_SEAN	03/05/2012
83	eDP Muxed Graphics Support	D2_SEAN	03/05/2012
84	Thunderbolt Connector A	D2_KEPLER	01/13/2012
85	Thunderbolt Connector B	D2_KEPLER	01/13/2012
86	LCD Backlight Driver (LP8545)	D2_KEPLER	01/13/2012
87	PCH VCCIO (1.05V) POWER SUPPLY	D2_KEPLER	01/13/2012
88	Power Sequencing EG/PCH S0	D2_KEPLER	01/13/2012
89	CPU Constraints	D2_KEPLER	01/13/2012
90	Memory Constraints	D2_KEPLER	01/13/2012


Page	Contents	Sync	Date
91	PCH Constraints 1	D2_KEPLER	01/13/2012
92	PCH Constraints 2	D2_KEPLER	01/13/2012
93	Thunderbolt Constraints	D2_KEPLER	01/13/2012
94	SMC Constraints	D2_KEPLER	01/13/2012
95	GPU (Kepler) CONSTRAINTS	D2_KEPLER	01/13/2012
96	Project Specific Constraints	D2_CLEAN	03/15/2012
97	PCB Rule Definitions	D2_KEPLER	01/13/2012
98	DEBUG SENSORS AND ADC	D2_SEAN	03/05/2012
99	SMC12 SENSORS EXTENDED	D2_KEPLER	01/13/2012

### Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9589	1	SCHEM_MLB_KEPLER_2PHASE, D2	SCH	CRITICAL	
820-3332	1	PCBF_MLB_KEPLER_2PHASE, D2	PCB	CRITICAL	


DRAWING  
TITLE=MLB  
ABBREV=ABBREV  
LAST\_MODIFIED=Wed May 9 13:50:52 2012

苹果笔记本维修交流群群号：325742634

DRAWING TITLE		
SCHEM, MLB, KEPLER, 2PHASE, D2		
 Apple Inc.	DRAWING NUMBER	051-9589
	REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
PAGE	1 OF 132	
SHEET	1 OF 99	


苹果笔记本维修交流群群号：325742634

苹果笔记本维修交流群群号：325742634



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
System Block Diagram			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		2 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		2 OF 99	
IV ALL RIGHTS RESERVED			

### D2 POWER SYSTEM ARCHITECTURE



www.qdzbwx.com

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
Power Block Diagram			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	3 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	3 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
Revision History			
DRAWING NUMBER		051-9589	
REVISION		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		4 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		4 OF 99	
IV ALL RIGHTS RESERVED			



Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BOM Variants (continued on CSA 6)

Table with columns: BOM NUMBER, BOM NAME, BOM OPTIONS. Rows include variants like 085-3726, 085-4776, 607-9546, etc.

Bar Code Labels / EEEE #'s (continued on CSA 6)

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include labels like 825-7563, 825-7563, etc.

Alternate Parts

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Rows include alternate parts like 12880257, 35383527, etc.

BOM Groups

Table with columns: BOM GROUP, BOM OPTIONS. Rows include D2\_COMMON, D2\_COMMON1, D2\_COMMON2, etc.

Module Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include module parts like 33784266, 33784267, etc.

PD Parts

Programmables

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include programmables like 34183584, 33782983, etc.

DRAM VREF Configs

Table with columns: BOM GROUP, BOM OPTIONS. Rows include VREF: PROD, VREF: ENG\_M3, etc.

DRAM SPD Straps

Table with columns: BOM GROUP, BOM OPTIONS. Rows include RAM\_4G\_HYNIX\_1600\_S, RAM\_1G\_SAMSUNG\_1600, etc.

DEVELOPMENT/BASE BOM

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include development parts like 085-3726, 085-4776, etc.

SMC

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include SMC parts like 34183308, 34183309.

EFI ROM

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include EFI ROM parts like 34183595.

BOM Configuration form with Apple Inc. logo, revision 4.18.0, and page information (5 OF 132 SHEET 5 OF 99).

BOM Variants (continued from CSA 5)

BOM NUMBER	BOM NAME	BOM OPTIONS
639-3382	PCBA, 2.3G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, DY41	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_HYNIX_A_DIE, EEEE:DY41, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3383	PCBA, 2.3G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, DY42	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_SAMSUNG, EEEE:DY42, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3445	PCBA, 2.3G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, DYJ5	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_HYNIX_A_DIE, EEEE:DYJ5, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-3446	PCBA, 2.3G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, DYJ6	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_SAMSUNG, EEEE:DYJ6, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-2818	PCBA, 2.6G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, DRF0	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_HYNIX_A_DIE, EEEE:DRF0, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-2820	PCBA, 2.6G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, DRDP	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_SAMSUNG, EEEE:DRDP, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-2823	PCBA, 2.6G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, DRDT	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_HYNIX_A_DIE, EEEE:DRDT, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-2819	PCBA, 2.6G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, DRDQ	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_SAMSUNG, EEEE:DRDQ, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-3632	PCBA, 2.7G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, F0JD	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_HYNIX_A_DIE, EEEE:F0JD, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3633	PCBA, 2.7G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, F0J3	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_SAMSUNG, EEEE:F0J3, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3630	PCBA, 2.7G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, F0J4	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_HYNIX_A_DIE, EEEE:F0J4, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-3631	PCBA, 2.7G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, F0JC	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_SAMSUNG, EEEE:F0JC, DEVEL_BOM, RAM_4G_ELPIDA_1600

Bar Code Labels / EEEE #'s (continued from CSA 5)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DY41]	CRITICAL	EEEE:DY41
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DY42]	CRITICAL	EEEE:DY42
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DYJ5]	CRITICAL	EEEE:DYJ5
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DYJ6]	CRITICAL	EEEE:DYJ6
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRF0]	CRITICAL	EEEE:DRF0
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRDP]	CRITICAL	EEEE:DRDP
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRDT]	CRITICAL	EEEE:DRDT
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRDQ]	CRITICAL	EEEE:DRDQ
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0JD]	CRITICAL	EEEE:F0JD
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0J3]	CRITICAL	EEEE:F0J3
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0J4]	CRITICAL	EEEE:F0J4
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0JC]	CRITICAL	EEEE:F0JC

Elipda DQ'd  
Keeping for PRQ

D

D

C


C

B

B

A

A

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
<b>BOM Variants</b>			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	6 OF 132	
	SHEET	6 OF 99	

Functional Test Points

Table of functional test points including J3501 - airport, J3502 - ALS camera, J4400 - rio coax, J4410 - rio flex, J5050 - hall effect, J5650 - left fan, J5660 - right fan, and J5815 - kbd backlight.

Table of functional test points including J6701 - audio flex, J6801 - 3-mic, J6802 - L speaker, J6803 - R speaker, J6900 - DC PWR, J6950 - battery, and J9000 - eDP.

Table of functional test points including J6950 - battery, J9000 - eDP, and NO\_TEST=TRUE.

Table of ICT Test Points including CPU NO\_TESTS, NC NO\_TESTS, GPU NO\_TESTS, Thunderbolt NO\_TESTS, and PCH ALIASES.


Table of NC NO\_TESTS including various system components like fans, LEDs, and sensors.

PLACEABLE BEAD-PROBES FOR TBT

Table listing placeable bead-probes for TBT with columns for probe ID, signal name, and location.

Table listing placeable bead-probes for TBT with columns for probe ID, signal name, and location.

Functional / ICT Test header with Apple logo, version 4.18.0, and a notice of proprietary property.



SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012  
PAGE TITLE


### Power Aliases

Apple Inc.


DRAWING NUMBER: 051-9589  
REVISION: 4.18.0  
PAGE: 8 OF 132  
SHEET: 8 OF 99

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED





SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
Signal Aliases		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		4.18.0	
		PAGE	
		9 OF 132	
		SHEET	
		9 OF 99	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0066	1	RES.MTS.F12M,1/16W,1K,0402,800,LF	R1031		EDP:YES
116S0090	1	RES.MTS.F12M,1/16W,10K,0402,800,LF	R1030		EDP:NO


CFG [7] : PEG DEFER TRAINING 1 = (DEFAULT) IMMEDIATELY APTER xxRESETS 0 = WAIT FOR BIOS  
 CFG [6:5] : PCIE BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4  
 CFG [4] : eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED  
 CFG [3] : PCIE x4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED  
 CFG [2] : PCIE x16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED

CPU DMI/PEG/FDI/RSVD


Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D  
 REVISION: 4.18.0  
 BRANCH:  
 PAGE: 10 OF 132  
 SHEET: 10 OF 99

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED




PAGE TITLE CPU CLOCK/MISC/JTAG		
Apple Inc.	DRAWING NUMBER 051-9589	SIZE D
	REVISION 4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE 11 OF 132		SHEET 11 OF 99




SYNC DATE=01/13/2012

CPU DDR3 INTERFACES		
Apple Inc.	DRAWING NUMBER <b>051-9589</b>	SIZE <b>D</b>
REVISION <b>4.18.0</b>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE <b>12 OF 132</b>	SHEET <b>12 OF 99</b>	



NOTE: Intel validation sense lines per doc 439028 rev1.0  
 HR\_PPDG sections 6.2.1 and 6.3.1.

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
<b>CPU POWER</b>			
	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE 13 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			SHEET 13 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PAGE TITLE		CPU POWER AND GND	
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	14 OF 132
		SHEET	14 OF 99

### CPU VCORE DECOUPLING

Intel recommendation: 4x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 16x 22uF 0805, 4x 10uF 0603, 20x 1uF 0402, 28x 1uF 0402 (NOSTUFF)  
Apple Implementation: 8x 270uF 6mOhm, 0x 470uF 4mOhm, 16x 22uF 0402, 4x 10uF 0402, 20x 1uF 0402, 28x 1uF 0201 (NOSTUFF), 4x 22uF 0402 (NOSTUFF)


PLACEMENT\_NOTE (C1600-C16C7):

Place on bottom side of U1000




PLACEMENT\_NOTE (C1620-C1623):

Place near inductors on bottom side. Place near U1000 on bottom side




PLACEMENT\_NOTE (C1624-C16D5):

Place near inductors on bottom side.



PLACEMENT\_NOTE (C1640-C1645):




### CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402  
Apple Implementation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402



PLACEMENT\_NOTE (C1646-C1671):

Place on bottom side of U1000




PLACEMENT\_NOTE (C1672-C1681):


Place near U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402



### CPU VCCPLL DECOUPLING



DRAWING NUMBER 051-9589		SIZE D
REVISION 4.18.0		BRANCH
PAGE 16 OF 132		SHEET 15 OF 99


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

### VAXG DECOUPLING

INTEL RECOMMENDATION: 2X 470UF 4MOHM, 2X 470UF 4MOHM (NOSTUFF), 6X 22UF 0805, 2X 22UF 0805 (NOSTUFF), 6X 10UF 0603, 2X 10UF 0603 (NOSTUFF), 9X 1UF 0402, 9X 1UF 0402 (NOSTUFF)  
 APPLE IMPLEMENTATION: 0X 470UF 4MOHM, 3X 330UF 9MOHM, 6X 22UF 0603, 2X 22UF 0603 (NOSTUFF), 6X 10UF 0402, 2X 10UF 0402 (NOSTUFF), 9X 1UF 0402, 9X 1UF 0402 (NOSTUFF)


PLACEMENT\_NOTE (C1700-C1708):

Place on bottom side of U1000




PLACEMENT\_NOTE (C1718-C1723):

Place close to U1000 on bottom side




PLACEMENT\_NOTE (C1726-C1731):

Place near inductors on bottom side.



PLACEMENT\_NOTE (C1734-C1735):




### CPU VDDQ/VCCDQ DECOUPLING


Intel recommendation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402  
 Apple Implementation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402

PLACEMENT\_NOTE (C1738-C1747):


Place on bottom side of U1000




Place close to U1000 on bottom side



Place near inductors on bottom side



Intel recommendation: 1x 10Mohm resistor, 1x 1uF 0402





### CPU VCCSA DECOUPLING


Intel recommendation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402  
 Apple Implementation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402

PLACEMENT\_NOTE (C1758-C1762):

Place on bottom side of U1000




CRITICAL



SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
CPU DECOUPLING-II			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		BRANCH	
4.18.0			
PAGE		SHEET	
17 OF 132		16 OF 99	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			





Apple Inc. logo

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

SYNCH MASTER=D2 KRPLER SYNC DATE=01/13/2012

PAGE TITLE: PCH SATA/PCIe/CLK/LPC/SPI


DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0


PAGE: 18 OF 132

SHEET: 17 OF 99

Connect to ENET\_MEDIA\_SENSE via alias if HDA = 3.3V.  
 Connect to ENET\_MEDIA\_SENSE via 12K R if HDA = 1.5V.  
 If HDA = S0, must also ensure that signal cannot be high in S3.



PAGE TITLE		SYNC DATE=01/13/2012	
PCH DMI/FDI/PM/Graphics			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	19 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	18 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



OMIT\_TABLE

NCX	TP	U1800 PANTHERPOINT MOBILE FCPGA (5 OF 10)	RSVD	AX	XNC
NCX BG26	TP1		RSVD1	AX7	XNC
NCX BJ26	TP2		RSVD2	AV7	XNC
NCX BH25	TP3		RSVD3	AU3	XNC
NCX BJ16	TP4		RSVD4	BQ4	XNC
NCX BG16	TP5		RSVD5	AT10	XNC
NCX AH38	TP6		RSVD6	BC8	XNC
NCX AH37	TP7		RSVD7	AU2	XNC
NCX AK43	TP8		RSVD8	AT4	XNC
NCX AK45	TP9		RSVD9	AT3	XNC
NCX C18	TP10		RSVD10	AT1	XNC
NCX H30	TP11		RSVD11	AY3	XNC
NCX H3	TP12		RSVD12	AT5	XNC
NCX AH12	TP13		RSVD13	AV3	XNC
NCX AM4	TP14		RSVD14	AV1	XNC
NCX AM5	TP15		RSVD15	BB1	XNC
NCX Y13	TP16		RSVD16	BA3	XNC
NCX K24	TP17		RSVD17	BB5	XNC
NCX L24	TP18		RSVD18	BB3	XNC
NCX AM46	TP19		RSVD19	BB7	XNC
NCX AM45	TP20		RSVD20	BB8	XNC
NCX B21	TP21		RSVD21	BD4	XNC
NCX M20	TP22		RSVD22	BF6	XNC
NCX AY16	TP23		RSVD23	AV5	XNC
NCX BG46	TP24		RSVD24	AV10	XNC

- Ext A (XHCI/EHCI)
- Ext B (XHCI)
- Ext C (XHCI/EHCI)
- Ext D (XHCI) (Mobiles: Trackpad?)
- Unused
- RSVD: SD
- RSVD: WiFi
- USB Hub (All Ls/FS Devices)
- Camera
- Ext B (EHCI)
- Ext D (EHCI)
- RSVD: BT (HS)
- Unused
- Unused

SYNC MASTER=D2 KRPLER SYNC DATE=01/13/2012

PAGE TITLE: PCH PCI/USB/TP/RSVD

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D


REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED




PAGE: 20 OF 132 SHEET: 19 OF 99

BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H


Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.  
 Systems with chip-down memory should add pull-downs on another page and set straps per software.




JTAG Isolation due to glitch in and out of sleep  
 NOTE: TCK from PCH is Push-Pull CMOS  
 NOTE: TMS/TDI from PCH is Open Drain  
 NOTE: TDO from CR is Push-Pull CMOS



SYNC MASTER=D2 KRPLER		SYNC DATE=01/13/2012	
PAGE TITLE <b>PCH GPIO/MISC/NCTF</b>			
Apple Inc.		DRAWING NUMBER 051-9589	SIZE D
		REVISION 4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 21 OF 132	SHEET 20 OF 99



SYNC MASTER=D2 CLEAN		SYNC DATE=03/19/2012	
PCH POWER			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	22 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	21 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



OMIT\_TABLE

H5	VSS	U1800	VSS	AK38
AA17	VSS	PANTHERPOINT	VSS	AK4
AA2	VSS	MOBILE	VSS	AK42
AA3	VSS	FCBGA	VSS	AK46
AA33	VSS	(9 OF 10)	VSS	AK8
AA34	VSS	VSS	VSS	AL16
AB11	VSS		VSS	AL17
AB14	VSS		VSS	AL19
AB39	VSS		VSS	AL2
AB4	VSS		VSS	AL21
AB43	VSS		VSS	AL23
AB5	VSS		VSS	AL26
AB7	VSS		VSS	AL27
AC19	VSS		VSS	AL31
AC2	VSS		VSS	AL33
AC21	VSS		VSS	AL34
AC24	VSS		VSS	AL48
AC33	VSS		VSS	AM11
AC34	VSS		VSS	AM14
AC48	VSS		VSS	AM36
AD10	VSS		VSS	AM39
AD11	VSS		VSS	AM43
AD12	VSS		VSS	AM45
AD13	VSS		VSS	AM46
AD19	VSS		VSS	AM7
AD24	VSS		VSS	AN2
AD26	VSS		VSS	AN29
AD27	VSS		VSS	AN3
AD33	VSS		VSS	AN31
AD34	VSS		VSS	AP12
AD36	VSS		VSS	AP19
AD37	VSS		VSS	AP28
AD38	VSS		VSS	AP30
AD39	VSS		VSS	AP32
AD4	VSS		VSS	AP38
AD40	VSS		VSS	AP4
AD42	VSS		VSS	AP42
AD43	VSS		VSS	AP46
AD45	VSS		VSS	AP8
AD46	VSS		VSS	AR2
AD8	VSS		VSS	AR48
AE2	VSS		VSS	AT11
AE3	VSS		VSS	AT13
AF10	VSS		VSS	AT18
AF12	VSS		VSS	AT22
AD14	VSS		VSS	AT26
AD16	VSS		VSS	AT28
AF16	VSS		VSS	AT30
AF19	VSS		VSS	AT32
AF24	VSS		VSS	AT34
AF26	VSS		VSS	AT39
AR27	VSS		VSS	AT42
AF29	VSS		VSS	AT46
AF31	VSS		VSS	AT7
AF38	VSS		VSS	AU24
AF4	VSS		VSS	AU30
AF42	VSS		VSS	AV11
AF46	VSS		VSS	AV16
AF5	VSS		VSS	AV20
AF7	VSS		VSS	AV24
AF8	VSS		VSS	AV30
AG19	VSS		VSS	AV38
AG2	VSS		VSS	AV4
AG31	VSS		VSS	AV43
AG48	VSS		VSS	AV8
AH11	VSS		VSS	AW14
AH3	VSS		VSS	AW18
AH36	VSS		VSS	AW2
AH39	VSS		VSS	AW22
AH40	VSS		VSS	AW26
AH42	VSS		VSS	AW28
AH46	VSS		VSS	AW32
AH7	VSS		VSS	AW34
AJ19	VSS		VSS	AW36
AJ21	VSS		VSS	AW40
AJ24	VSS		VSS	AW48
AJ33	VSS		VSS	AY12
AJ34	VSS		VSS	AY22
AK12	VSS		VSS	AY28
AK3	VSS		VSS	

OMIT\_TABLE

AY4	VSS	U1800	VSS	H46
AY42	VSS	PANTHERPOINT	VSS	K18
AY46	VSS	MOBILE	VSS	K26
AY8	VSS	FCBGA	VSS	K39
B11	VSS	(10 OF 10)	VSS	K46
B15	VSS	VSS	VSS	K7
B19	VSS		VSS	L18
B23	VSS		VSS	L2
B27	VSS		VSS	L20
B31	VSS		VSS	L26
B35	VSS		VSS	L28
B39	VSS		VSS	L36
B7	VSS		VSS	L48
F45	VSS		VSS	M12
BB12	VSS		VSS	P16
BB16	VSS		VSS	M18
BB20	VSS		VSS	M22
BB22	VSS		VSS	M24
BB24	VSS		VSS	M30
BB28	VSS		VSS	M32
BB30	VSS		VSS	M34
BB38	VSS		VSS	M38
BB4	VSS		VSS	M4
BB46	VSS		VSS	M42
BC14	VSS		VSS	M46
BC18	VSS		VSS	N8
BC2	VSS		VSS	N18
BC22	VSS		VSS	P30
BC26	VSS		VSS	N47
BC32	VSS		VSS	P11
BC34	VSS		VSS	P18
BC36	VSS		VSS	T33
BC40	VSS		VSS	P40
BC42	VSS		VSS	P43
BC48	VSS		VSS	P47
BD46	VSS		VSS	D7
BD5	VSS		VSS	R2
BE22	VSS		VSS	R48
BE26	VSS		VSS	T12
BE40	VSS		VSS	T31
BF10	VSS		VSS	T37
BF12	VSS		VSS	T4
BF16	VSS		VSS	W34
BF20	VSS		VSS	T46
BF22	VSS		VSS	T47
BF24	VSS		VSS	T8
BF26	VSS		VSS	V11
BF28	VSS		VSS	V17
BD3	VSS		VSS	V26
BF30	VSS		VSS	V27
BF38	VSS		VSS	V29
BF40	VSS		VSS	V31
BF8	VSS		VSS	V36
BG17	VSS		VSS	V39
BG21	VSS		VSS	V43
BG33	VSS		VSS	V7
BG44	VSS		VSS	W17
BG8	VSS		VSS	W19
BH11	VSS		VSS	W2
BH15	VSS		VSS	W27
BH17	VSS		VSS	W48
BH19	VSS		VSS	Y12
H10	VSS		VSS	Y38
BH27	VSS		VSS	Y4
BH31	VSS		VSS	Y42
BH33	VSS		VSS	Y46
BH35	VSS		VSS	Y8
BH39	VSS		VSS	
BH43	VSS		VSS	BG29
BH7	VSS		VSS	N24
D3	VSS		VSS	AJ3
D12	VSS		VSS	AD47
D16	VSS		VSS	
D18	VSS		VSS	
D22	VSS		VSS	B43
D24	VSS		VSS	BE10
D26	VSS		VSS	BG41
D30	VSS		VSS	
D32	VSS		VSS	G14
D34	VSS		VSS	H16
D38	VSS		VSS	
D42	VSS		VSS	T36
D8	VSS		VSS	
E18	VSS		VSS	BG22
E26	VSS		VSS	BG24
G18	VSS		VSS	C22
G20	VSS		VSS	AP13
G26	VSS		VSS	M14
G28	VSS		VSS	AP3
G36	VSS		VSS	AP1
G48	VSS		VSS	BE16
H12	VSS		VSS	BC16
H18	VSS		VSS	BG28
H22	VSS		VSS	BJ28
H24	VSS		VSS	
H26	VSS		VSS	
H30	VSS		VSS	
H32	VSS		VSS	
H34	VSS		VSS	
F3	VSS		VSS	

SYNC MASTER=D2 KRPLER SYNC DATE=01/13/2012

PAGE TITLE: PCH GROUNDS


Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D


REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 23 OF 132 SHEET: 22 OF 99



PAGE TITLE		SYNC DATE=03/19/2012	
<b>PCH DECOUPLING</b>			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	24 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	23 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



D

D

C

C

B

B

A

A

**XDP SIGNALS (R2520-R2537)**

XDP DA0 USB EXTA OC L	R2520	33	1	2	XDP DA0 PCH GPIO59 USB EXTA OC L	R2520	33	1	2
XDP DA1 USB EXTB OC L	R2521	33	1	2	XDP DA1 PCH GPIO40 USB EXTB OC L	R2521	33	1	2
XDP DA2 USB EXTC OC L	R2522	33	1	2	XDP DA2 PCH GPIO41 USB EXTC OC L	R2522	33	1	2
XDP DA3 USB EXTD OC L	R2523	33	1	2	XDP DA3 PCH GPIO42 USB EXTD OC L	R2523	33	1	2
XDP DB0 USB EXTB OC EHCI L	R2524	33	1	2	XDP DB0 PCH GPIO43 USB EXTB OC EHCI L	R2524	33	1	2
XDP DB1 USB EXTD OC EHCI L	R2525	33	1	2	XDP DB1 PCH GPIO9 USB EXTD OC EHCI L	R2525	33	1	2
XDP DB2 AP PWR EN	R2526	33	1	2	XDP DB2 PCH GPIO10 AP PWR EN	R2526	33	1	2
XDP DB3 SDCONN STATE CHANGE	R2527	33	1	2	XDP DB3 PCH GPIO14 SDCONN STATE CHANGE	R2527	33	1	2
XDP FC0	R2528	33	1	2	XDP FC0 PCH GPIO15	R2528	33	1	2
XDP FC1	R2529	33	1	2	XDP FC1 PCH GPIO0	R2529	33	1	2
XDP DC0 ISOLATE CPU MEM L	R2530	33	1	2	XDP DC0 PCH GPIO28 ISOLATE CPU MEM L	R2530	33	1	2
XDP DC1 MXM GOOD	R2531	33	1	2	XDP DC1 PCH GPIO35 MXM GOOD	R2531	33	1	2
XDP DC2 DP AUXCH ISOL	R2532	33	1	2	XDP DC2 PCH GPIO21 DP AUXCH ISOL	R2532	33	1	2
XDP DC3 SATARDVR EN	R2533	33	1	2	XDP DC3 PCH GPIO19 SATARDVR EN	R2533	33	1	2
XDP DD0 DP GPU TBT SEL	R2534	33	1	2	XDP DD0 PCH GPIO36 DP GPU TBT SEL	R2534	33	1	2
XDP DD1 JTAG ISP TCK	R2535	33	1	2	XDP DD1 PCH GPIO37 JTAG ISP TCK	R2535	33	1	2
XDP DD2 AUD IPHS SWITCH EN	R2536	33	1	2	XDP DD2 PCH GPIO16 AUD IPHS SWITCH EN PCH	R2536	33	1	2
XDP DD3 ENET LOW PWR	R2537	33	1	2	XDP DD3 PCH GPIO49 ENET LOW PWR PCH	R2537	33	1	2

**PCH/XDP Signal Isolation Notes:**

- Following Intel's Debug Prot Design Guid for HR and CR v1.3 doc id 404081.
- Initially, stuffing both 33 and 0 ohms and validate whether it is functional in that state, else add BOM options.
- For isolated GPIOs:
  - 'Output' non-XDP signals require pulls.
  - 'Output' PCH/XDP signals require pulls.


R252x, R253x, R257x and R259x should be placed where signal path needs to split between route from PCH to J2500 and path to non-XDP signal destination.

ALL SYS PWRGD	R2584	1K	1	2	XDP PCH S5 PWRGD	PWRGD/HOOK0
PM PWRBTN L	R2585	0	1	2	XDP PCH PWRBTN L	HOOK1





**PCH SIGNALS**

XDP DA0 USB EXTA OC L	R2520	33	1	2	XDP DA0 PCH GPIO59 USB EXTA OC L	R2520	33	1	2
XDP DA1 USB EXTB OC L	R2521	33	1	2	XDP DA1 PCH GPIO40 USB EXTB OC L	R2521	33	1	2
XDP DA2 USB EXTC OC L	R2522	33	1	2	XDP DA2 PCH GPIO41 USB EXTC OC L	R2522	33	1	2
XDP DA3 USB EXTD OC L	R2523	33	1	2	XDP DA3 PCH GPIO42 USB EXTD OC L	R2523	33	1	2
XDP DB0 USB EXTB OC EHCI L	R2524	33	1	2	XDP DB0 PCH GPIO43 USB EXTB OC EHCI L	R2524	33	1	2
XDP DB1 USB EXTD OC EHCI L	R2525	33	1	2	XDP DB1 PCH GPIO9 USB EXTD OC EHCI L	R2525	33	1	2
XDP DB2 AP PWR EN	R2526	33	1	2	XDP DB2 PCH GPIO10 AP PWR EN	R2526	33	1	2
XDP DB3 SDCONN STATE CHANGE	R2527	33	1	2	XDP DB3 PCH GPIO14 SDCONN STATE CHANGE	R2527	33	1	2
XDP FC0	R2528	33	1	2	XDP FC0 PCH GPIO15	R2528	33	1	2
XDP FC1	R2529	33	1	2	XDP FC1 PCH GPIO0	R2529	33	1	2
XDP DC0 ISOLATE CPU MEM L	R2530	33	1	2	XDP DC0 PCH GPIO28 ISOLATE CPU MEM L	R2530	33	1	2
XDP DC1 MXM GOOD	R2531	33	1	2	XDP DC1 PCH GPIO35 MXM GOOD	R2531	33	1	2
XDP DC2 DP AUXCH ISOL	R2532	33	1	2	XDP DC2 PCH GPIO21 DP AUXCH ISOL	R2532	33	1	2
XDP DC3 SATARDVR EN	R2533	33	1	2	XDP DC3 PCH GPIO19 SATARDVR EN	R2533	33	1	2
XDP DD0 DP GPU TBT SEL	R2534	33	1	2	XDP DD0 PCH GPIO36 DP GPU TBT SEL	R2534	33	1	2
XDP DD1 JTAG ISP TCK	R2535	33	1	2	XDP DD1 PCH GPIO37 JTAG ISP TCK	R2535	33	1	2
XDP DD2 AUD IPHS SWITCH EN	R2536	33	1	2	XDP DD2 PCH GPIO16 AUD IPHS SWITCH EN PCH	R2536	33	1	2
XDP DD3 ENET LOW PWR	R2537	33	1	2	XDP DD3 PCH GPIO49 ENET LOW PWR PCH	R2537	33	1	2




**PCH SIGNALS**

XDP DA0 PCH GPIO59 USB EXTA OC L	R2590	0	1	2	USB EXTA OC L	R2590	0	1	2
XDP DA1 PCH GPIO40 USB EXTB OC L	R2591	0	1	2	USB EXTB OC L	R2591	0	1	2
XDP DB2 PCH GPIO10 AP PWR EN	R2596	0	1	2	AP PWR EN	R2596	0	1	2
XDP DB3 PCH GPIO14 SDCONN STATE CHANGE	R2597	0	1	2	SDCONN STATE CHANGE	R2597	0	1	2
XDP DC3 PCH GPIO19 SATARDVR EN	R2573	0	1	2	SATARDVR EN	R2573	0	1	2
XDP DC0 PCH GPIO28 ISOLATE CPU MEM L	R2570	0	1	2	ISOLATE CPU MEM L	R2570	0	1	2
XDP DC2 PCH GPIO21 DP AUXCH ISOL	R2572	0	1	2	DP AUXCH ISOL	R2572	0	1	2
XDP FC1 PCH GPIO0	R2574	1K	1	2	TBT CIO PLUG EVENT ISOL	R2574	1K	1	2
XDP DD1 PCH GPIO37 JTAG ISP TCK	R2575	0	1	2	JTAG ISP TCK	R2575	0	1	2
XDP DD2 PCH GPIO16 AUD IPHS SWITCH EN PCH	R2576	0	1	2	AUD IPHS SWITCH EN PCH	R2576	0	1	2
XDP DD3 PCH GPIO49 ENET LOW PWR PCH	R2577	0	1	2	ENET LOW PWR PCH	R2577	0	1	2



**Non-XDP Signals**

XDP PCH TDO	R2550	51	2	XDP PLACE_NEAR=J2500.52:2.54mm
XDP PCH TDI	R2551	51	2	XDP PLACE_NEAR=U1000.K61:2.54mm
XDP PCH TMS	R2552	51	2	XDP PLACE_NEAR=U1000.H59:2.54mm
XDP PCH TCK	R2556	51	2	XDP PLACE_NEAR=U1000.H3:2.54mm



SYNC MASTER=D2 KRPLER SYNC DATE=01/13/2012

CPU & PCH XDP

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D


REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 25 OF 132 SHEET: 24 OF 99




### GPIO Glitch Prevention





### PCH Reset Button




### Platform Reset Connections



### LPC 33MHz Clock Series Termination




### System RTC Power Source & 32kHz / 25MHz Clock Generator



### PCH ME Disable Strap

PCH uses HDA\_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.



PAGE TITLE		SYNC DATE=01/13/2012	
<b>Chipset Support</b>			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	PAGE
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		26 OF 132	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		25 OF 99	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# USB MUX FOR LS/FS INTERNAL DEVICES

BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0, HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0, HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1, HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1, HUB_NONREM0_1

NON\_REM 1 : NON\_REM 0  
 0 : 0  
 1 : 1  
 1 : 1


STRAP PIN CFG  
 ALL PORTS ARE REMOVABLE  
 PORT 1 IS NON REMOVABLE  
 PORT 1&2 ARE NON REMOVABLE  
 PORT 1&2&3 ARE NON REMOVABLE

CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STARPPING, PROGRAM NON\_REMOVABLE DEVICE REGISTER 09H

## BOM TABLE


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880824	1	USB HUB 2514B	U2700	CRITICAL	USBHUB2514B
33880923	1	USB HUB 2513B	U2700	CRITICAL	USBHUB2513B
33880983	1	USB HUB 2512B	U2700	CRITICAL	USBHUB2512B

15" MBP ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B  
 MBP OG ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B




15" MBP USES 197S0181 FOR Y2700 DUE TO HEIGHT LIMITATION  
 MBP OG USES 197S0284 FOR Y2700 TO SAVE COST

TO CONNECT TP/KB TO PCH XHCI  
 NOSTUFF R5701 & R5702, STUFF R2720 & R2721



## USB XHCI/EHCI2 PORT MUX FOR EXT B



SYNC MASTER=D2 KRPLER		SYNC DATE=01/13/2012	
<b>USB HUB &amp; MUX</b>			
Apple Inc.		DRAWING NUMBER	051-9589
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.18.0
		PAGE	27 OF 132
		SHEET	26 OF 99


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3->S0 transitions determines behavior of signals.  
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM\_RESET\_L not isolated.  
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM\_RESET\_L isolated.

P1V5CPU\_EN = (ISOLATE\_CPU\_MEM\_L + PM\_SLP\_S3\_L) \* PM\_SLP\_S4\_L  
 MEMVTT\_EN = (ISOLATE\_CPU\_MEM\_L + PLT\_RST\_L) \* PM\_SLP\_S3\_L  
 MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0365	1	RES, MTL, F12K, 1/16W, 5%, 28, 1, 9402, SMD, LF	R2821		PPDDR:1V5
114S0376	1	RES, MTL, F12K, 1/16W, 5%, 28, 1, 9402, SMD, LF	R2821		PPDDR:1V35

### 1V5 S0 "PGOOD" for CPU



### MEMVTT Clamp

Ensures CKE signals are held low in S3





Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
to	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must deassert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
CPU Memory S3 Support			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		28 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		27 OF 99	
IV ALL RIGHTS RESERVED			



SYNC MASTER=D2 KRPLER SYNC DATE=01/13/2012

**DDR3 SDRAM Bank A (1 OF 2)**

Apple Inc.

DRAWING NUMBER: 051-9589

REVISION: 4.18.0

BRANCH:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

PAGE: 29 OF 132


SHEET: 28 OF 99




PAGE TITLE		SYNC MASTER=D2 KRPLER	SYNC DATE=01/13/2012
<b>DDR3 SDRAM Bank A (2 OF 2)</b>		DRAWING NUMBER	051-9589
Apple Inc.		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	PAGE
		30 OF 132	SHEET
		29 OF 99	




SDRAM Bypassing (NOTE: 2x 2.2uF and 3x 0.1uF per chip)



PAGE TITLE		SYNC DATE=01/13/2012	
DDR3 SDRAM Bank B (1 OF 2)		DRAWING NUMBER: 051-9589	
Apple Inc.		REVISION: 4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE: 31 OF 132	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET: 30 OF 99	
I DO NOT REPRODUCE OR COPY IT			
I DO NOT REVEAL OR PUBLISH IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			





SDRAM Bypassing (NOTE: 2x 2.2uF and 3x 0.1uF per chip)




SYNC MASTER=D2 KRPLER  
 SYNC DATE=01/13/2012  
**DDR3 SDRAM Bank B (2 OF 2)**  
 Apple Inc.  
 DRAWING NUMBER: 051-9589  
 REVISION: 4.18.0  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED  
 PAGE 32 OF 132  
 SHEET 31 OF 99

JEDEC 4.20.18 Unbuffered SODIMM Raw Card F spec recommends 36 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE



MEM Clock Termination  
 Place RC end termination after last DRAM  
 Place Source Cterm at neckdown at first DRAM



SYNC MASTER=D2 KRPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
<b>DDR3 Termination</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9589	D
		REVISION	
		4.18.0	
		PAGE	
		33 OF 132	
		SHEET	
		32 OF 99	




NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.

### Page Notes

Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PPVTT\_S3\_DDR\_BUF  
 - =PPDDR\_S3\_MEMVREF

Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 DDRVREF\_DAC - Stuffs Apple margining circuit.  
 VREFDQ:LDO - LDO outputs sent to DQ inputs.  
 VREFDQ:LDO\_DAC - Margined LDO outputs sent to DQ inputs.  
 VREFDQ:M1\_M3 - CPU margined DDR voltage divider sent to DQ inputs.  
 VREFDQ:M1\_DAC - DAC margined DDR voltage divider sent to DQ inputs.  
 VREFCA:LDO - LDO outputs sent to CA inputs.  
 VREFCA:LDO\_DAC - DAC margined LDO outputs sent to CA inputs.



RST\* on 'platform reset' so that system watchdog will disable margining.  
 NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

NOTE: CPU DAC output step sizes:  
 DDR3 (1.5V) 7.70mV per step  
 DDR3L (1.35V) 6.99mV per step

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3403,R3405		VREFDQ:LDO
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3409,R3411		VREFCA:LDO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0218	4	RES,MTL FILM,1%,0402,SM,LF	R3421,R3422,R3441,R3442		VREFDQ:M1_DAC
114S0171	2	RES,MTL FILM,332,1%,0402,SM,LF	R3404,R3406		VREFDQ:M1_DAC

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (- = sourced)			+6.0mA - -6.0mA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

DDR3/FRAMEBUF VREF MARGINING


Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 34 OF 132  
 SHEET: 33 OF 99



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11780002	4	0.6NH +/- 0.1NH - 0.85A	L3570, L3571, L3573, L3574		

3V S3 WLAN FET	
MOSFET	DMP2018LFK
CHANNEL	P-TYPE
RDS(ON) @ 2.5V	14 mOhm Typ 20 mOhm Max
LOADING	1 A (EOP)


CRITICAL  
Q3550  
DMP2018LFK  
DFN2563-6

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
51880767	1	0.01UF 10V X5R-CERM 0402	J3502	CRITICAL	

CRITICAL  
J3502  
CCR20-6K710S  
P-RT-0M

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012  
PAGE TITLE: X29/ALS/CAMERA CONNECTOR

Apple Inc.	DRAWING NUMBER: 051-9589	SIZE: D
	REVISION: 4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE: 35 OF 132	BRANCH:	SHEET: 34 OF 99



CRITICAL  
 OMIT\_TABLE  
 U3600  
 CACTUSBRIDGE4C  
 PCBGA  
 (SYM 1 OF 2)  
**PCIe GEN2**

MISC  
**DISPLAYPORT**

PORTS


Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED

DRAWING NUMBER: 051-9589  
 REVISION: 4.18.0  
 PAGE: 36 OF 132  
 SHEET: 35 OF 99

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO\_SEL low (10k). All other port signals can be NC.



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE <b>Thunderbolt Host (2 of 2)</b>			
DRAWING NUMBER 051-9589		SIZE D	
REVISION 4.18.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 37 OF 132		SHEET 36 OF 99	

# Page Notes

Power aliases required by this page:  
- =PPVIN\_SW\_TBTBST (8-13V Boost Input)  
- =PP15V\_TBT\_REG (15V Boost Output)  
- =PP3V3\_TBT\_P3V3TBTFTET (3.3V FET Input)  
- =PP3V3\_TBTLC\_FET (3.3V FET Output)  
- =PP3V3\_S0\_TBTMRCCTL  
- =PP1V05\_TBT\_P1V05TBTFTET (1.05V FET Input)  
- =PP1V05\_TBTLC\_FET (1.05V FET Output)


Signal aliases required by this page:  
- =TBT\_CLKREQ\_L  
- =TBT\_RESET\_L

BOM options provided by this page:  
TBTBST:Y - Stuffs 15V boost circuitry.


# Thunderbolt 15V Boost Regulator

SI8409DB:  
Vds(max): -30V  
Vgs(max): +/-12V  
Vgs(th): -1.4V  
Rds(on): 46mOhm @ 4.5V Vgs  
Id(max): 3.7A @ 70C

CRITICAL  
TBTBST:Y  
L3895  
3.3UH-6.5A




## Supervisor & CLKREQ# Isolation




## TBT "POC" Power-up Reset


Intel investigating whether RC is sufficient.



## 1.05V TBT "LC" Switch



## 1.05V TBT "CIO" Switch



Vout = 15.47V  
Max Current = 2A?  
Freq = 300KHz

Vout = 1.6V \* (1 + Ra / RB)

Part	TPS22924C
Type	Load Switch
R(on)	18.3 mOhm Typ 24 mOhm Max

Part	TPS22924C
Type	Load Switch
R(on)	20.3 mOhm Typ 28.6 mOhm Max

Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ 11.5 mOhm Max

Thunderbolt Power Support


Apple Inc.

051-9589 D


4.18.0

38 OF 132

37 OF 99




SYNC MASTER=D2_KRPLER		SYNC DATE=01/13/2012	
<b>RIO CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	44 OF 132
		SHEET	38 OF 99




PCIe/SATA GUMSTICK2 CONNECTOR

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
SSD CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9589	D
		REVISION	
		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		45 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		39 OF 99	
IV ALL RIGHTS RESERVED			


### USB Port Power Switch



### Left USB Port A




### USB/SMC Debug Mux




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
<b>USB 3.0 CONNECTORS</b>			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		46 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		40 OF 99	
IV ALL RIGHTS RESERVED			



NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
SMC		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		4.18.0	
		PAGE	SHEET
		49 OF 132	41 OF 99

SMC Reset "Button", Supervisor & AVREF Supply




MR1\* and MR2\* must both be low to cause manual reset.  
Used on mobiles to support SMC reset via keyboard.  
NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"




SMC Crystal Circuit



SMC USB CLOCK REQUIRE THESE CRYSTAL VALUES: 5,6,8,10,12,16,18,20,24,25 MHZ


Hall Effect pads

APN: 998-3029  
OMIT TABLE  
J5050  
HALL-SENSOR-MLB-PADS-K99




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-6811	1	SUBASSY,PCBA HALL EFFECT,K99	J5050	CRITICAL	


HDMI HPD ESD PROTECTION  
Inversion now taking place on R10




BATLOW# ISOLATION



SMC12 PECl SUPPORT



SMC12 SPI SUPPORT




SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012  
PAGE TITLE: SMC Support  
Apple Inc.  
DRAWING NUMBER: 051-9589 SIZE: D  
REVISION: 4.18.0  
NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED  
PAGE: 50 OF 132  
SHEET: 42 OF 99

D

D


### LPC+SPI Connector



C

C

### SPI Bus Series Termination














B

B

A


A

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	51 OF 132
		SHEET	43 OF 99




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
<b>SMBus Connections</b>			
Apple Inc.		DRAWING NUMBER	051-9589
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.18.0
		PAGE	52 OF 132
		SHEET	44 OF 99


PBUS Voltage Sense Enable & Filter




GPU VCore Load Side Current Sense / Filter




DC-In Voltage Sense Enable & Filter




CPU 1.05V VCCIO Current Sense / Filter




CPU Vcore Voltage Sense / Filter




CPU SA Current Sense / Filter




GFX Vcore Voltage Sense / Filter



GPU Vcore Voltage Sense / Filter



DDR3 1.5V DRAM ONLY CURRENT SENSE / FILTER



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	1	RES, 1% 100K, 0.25W, 0402, 0402, 0402, 0402	C5327		SENSOR_NONPROD:Y
11780008	1	RES, 1% 100K, 0.25W, 0402, 0402, 0402, 0402	C5324		SENSOR_NONPROD:Y

SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012

PAGE TITLE: Voltage & Load Side Current Sensing

Apple Inc.


DRAWING NUMBER: 051-9589

REVISION: 4.18.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: PAGE: 53 OF 132 SHEET: 45 OF 99


COMPUTING High Side Current Sense / Filter




GRAPHICS High Side Current Sense / Filter




OTHER High Side Current Sense / Filter




CHARGER BMON HIGH SIDE (BATTERY DISCHARGE) CURRENT SENSE & FILTER




DC-IN (AMON) Current Sense Filter



CPU VCore Load Side Current Sense / Filter



GFX/IG VCore Load Side Current Sense / Filter



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	2	RES,MTL,P11M,100K,5,1/16W,0402,080,LF	C5451,C5461		SENSOR_NONPROD:Y

SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012  
PAGE TITLE: High Side and CPU/AXG Current Sensing

Apple Inc.



DRAWING NUMBER: 051-9589  
REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BRANCH: 54 OF 132  
PAGE: 46 OF 99


GPU PROXIMITY/GPU DIE/LEFT FIN STACK/RIGHT FIN STACK

Placement note:  
PLACE Q5501 ON TOP SIDE  
CLOSE TO THE LEFT FIN STACK



DDR3 PROXIMITY/CPU PROXIMITY/PCH PROXIMITY/AIRFLOW PROXIMITY


Placement note:  
PLACE Q5503 ON TOP SIDE NEAR DDR3



Placement note:  
PLACE Q5502 ON TOP SIDE  
CLOSE TO BOARD EDGE


Placement note:  
PLACE Q5504 ON TOP SIDE UNDER PCH

TW0P X29 PROXIMITY



Placement note:  
PLACE U5523 ON BOTTOM NEAR X29 CONN

SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE			
Thermal Sensors			
		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	55 OF 132
		SHEET	47 OF 99



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
Fan Connectors		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		4.18.0	
		PAGE	
		56 OF 132	
		SHEET	
		48 OF 99	




# PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER

IC	PIN	NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+		10UA	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD		80UA		0.204 V	16.32E-6 W
	VDD		60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT		60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD		8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	VDD		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN		4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

## Keyboard Connector

## IPD Flex Connector




WS_KBD15_C	CAP_COMP_H	CAP_COMP_L	Q5736	Q5738	LED Current
Z	1	1	off	off	none
1	0	1	on	off	source
0	1	0	off	on	sink

## Caps Lock LED Drive

## All RC values are TBD

### 5V TRACKPAD S4 FET



**BOM Options available to CSA 5**

TPAD_5V:SW_S4	Original implementation off PP5V_S4
TPAD_5V:LDO_S4	PP5V_S5 LDO power in S4 only
TPAD_5V:LDO_S5	PP5V_S5 LDO power

BOM GROUP	BOM OPTIONS
TPAD_5V:SW_S4	TPAD_5V_SW_S4
TPAD_5V:LDO_S4	TPAD_5V_FET, TPAD_5V_LDO
TPAD_5V:LDO_S5	TPAD_5V_NO_FET, TPAD_5V_LDO

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

KEYBOARD/TRACKPAD (1 OF 2)

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

PAGE: 57 OF 132

SHEET: 49 OF 99

### Keyboard Backlight Driver & Detection

To detect Keyboard backlight, SMC will tristate and read SMC\_SYS\_KBDLED:  
 If LOW, keyboard backlight present  
 If HIGH, keyboard backlight not present  
 R5853 always stuffed, R5854 only grounded when KB BL flex connected.



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
35321612	2	IC,DC/DC CVPR,BOOST,WHITE LED,1.8MM,LFPM	U5850,U5860	CRITICAL	

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

**KEYBOARD/TRACKPAD (2 OF 2)**


Apple Inc.



DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 58 OF 132  
 SHEET: 50 OF 99






SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
DIGITAL ACCELEROMETER & GYRO			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		BRANCH	
4.18.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
59 OF 132		51 OF 99	



SYNC MASTER=D2_KRPLER		SYNC DATE=01/13/2012	
PAGE TITLE <b>SPI ROM</b>			
DRAWING NUMBER 051-9589		SIZE D	
REVISION 4.18.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 61 OF 132		SHEET 52 OF 99	




**AUDIO CODEC**  
APPLE P/N 353S2355

**4.5V POWER SUPPLY FOR CODEC**  
APPLE P/N 353S2456

**NOTES ON CODEC I/O**

- DIFF FSINPUT= 2.45VRMS
- SE FSINPUT= 1.22VRMS
- DAC1 FSOUTPUT= 1.34VRMS
- DAC2/3 FSOUTPUTDIFF= 2.67VRMS
- DAC2/3 FSOUTPUTSE= 1.34VRMS



PAGE TITLE		SYNC DATE=03/16/2012	
<b>AUDIO: CODEC/REGULATOR</b>			
Apple Inc.		DRAWING NUMBER	051-9589
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.18.0
		PAGE	62 OF 132
		SHEET	53 OF 99

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
PAGE TITLE			
AUDIO: HEADPHONE FILTER			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		PAGE	
4.18.0		63 OF 132	
BRANCH		SHEET	
		54 OF 99	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=D2_CARA		SYNC_DATE=03/16/2012	
<b>AUDIO: IV SENSE</b>			
 Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	64 OF 132
		SHEET	55 OF 99

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1


SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
PAGE TITLE			
AUDIO: IV SENSE FILTER			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		BRANCH	
4.18.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
65 OF 132		56 OF 99	




Apple Inc.



4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)  
 APN: 353S2888 & 353S2958  
 GAIN = +3 DB  
 1ST ORDER FC (L&R) = NOM 569 HZ  
 1ST ORDER FC (SUB) = NOM 9 HZ



SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
PAGE TITLE			
AUDIO: SPEAKER AMP		DRAWING NUMBER	051-9589
Apple Inc.		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	66 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	57 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PORT B LEFT(HEADSET MIC)  
 HP=80HZ, LP=10.63KHZ  
 MIKEY 1A  
 APN:353S2640  
 MIKEY ADDRESS: WRITE=72H, READ=73H

AUDIO JACK: HP CONNECTOR WITH MIKEY & CHS

I2C ADDRESSES

MIKEY	U6751	READ	0111 0011	0X73
MIKEY	U6751	WRITE	0111 0010	0X72
CHS	U6750	READ	0111 0111	0X77
CHS	U6750	WRITE	0111 0110	0X76

AUDIO: JACK		DRAWING NUMBER	051-9589	SIZE	D
Apple Inc.		REVISION	4.18.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	67 OF 132		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	58 OF 99		
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

8

7

6

5

4

3

2

1

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	OX02 (2)	OX02 (2)	OX09 (9,A)	N/A	OX09 (B)
TWEETERS	OX04 (4)	N/A	OX0B (11)	GPIO_3	N/A
SUB	OX03 (3)	OX03 (03)	OX0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	OX08 (8)	OX10 (16)	N/A	OX0C (A)

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
DMIC 1	OX06 (6)	OX0E (D,E)	3V3	N/A
DMIC2	OX05 (5)	OX12 (12,C)	3V3	OX0C (12,C)
SPDIF IN	OX07 (7)	OX0F (15)	N/A	N/A
HEADSET MIC	OX06 (6)	OX0D (13,V22,B,LEFT)	MIKEY	MIKEY


SYSTEM INT AND GPIO LINES

FUNCTION	INT	GPIO
MIKEY ENABLE	SATA4GP/GPIO 16	
MIKEY INTERRUPT	PIRQ H	GPIO 5
PERIPHERAL DETECT	PIRQ F	GPIO 3





3-MIC CONNECTOR

SPEAKER CONNECTOR

HP=80HZ  
APN: 518S0627



PORT B DETECT (SPDIF DELEGATE) PORT A DETECT (HEADPHONES)



AUDIO CONNECTOR DETECT STATES

	NOTHING	SPDIF	HEADPHONE
AUD_J1_TIPDET_R	0	1	0
AUD_J1_TIPDET_L	1	1	1
AUD_OUTJACK_INSERT_L	1	0	0
AUD_SENSE_A	1	20K/2.67K RDIV	39.2K/2.67K RDIV

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S3452	353S1286		U6800	WAXIN AHD TO MICROCHIP

NOM R6892-C6860 FC = 106Hz  
SSM6N15FE Vth = 0.8V to 1.5V  
SSM6N15FE IGSS = +/-1uA  
FLEX-SIDE RPULLDOWN = 100k (TB 49.9k in REV 3)

SYNC MASTER=D2 CARA SYNC DATE=03/16/2012

PAGE TITLE: AUDIO: JACK TRANSLATORS

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IV ALL RIGHTS RESERVED


PAGE: 68 OF 132 SHEET: 59 OF 99

苹果笔记本维修交流群群号：325742634

### TDM LEVEL SHIFT

LAYOUT NOTE:  
Q0220 NEEDS 10 SQ CM  
OF 1 OZ CU FOR THERMAL

### MagSafe DC Power Jack




**1-Wire OverVoltage Protection**  
The chassis ground will otherwise float and can send transients onto ADAPTER\_SENSE when AC is connected.

Input impedance of 22.1K meets sparkitecture requirements for 15" MBP design only

When input voltage is 2V the FET will be off blocking the leakage path and 22.1K can be properly detected.

When input voltage is at 16V+, FET will conduct and power charger and 3.42V reg


### 3.425V "G3Hot" Supply



Vout = 3.425V  
100MA MAX OUTPUT  
(Switcher limit)


$$V_{out} = 1.25V * (1 + R_a / R_b)$$

### BATTERY CONNECTOR




苹果笔记本维修交流群群号：325742634

DC-In & Battery Connectors		DRAWING NUMBER	051-9589	SIZE	D
Apple Inc.		REVISION	4.18.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 132		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 99		
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	70 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	61 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




INTEL TABLE:

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V

$fb = (R7151+R7152)/R7152 = 1.349$  and  $Vref = 0.5;$   
 VID1=1, VID0=1:  
 $Vout<1,1> = Vref \times fb;$   
 VID1=0, VID0=1:  
 $Vout<0,1> = Vref \times (1+R7147 / (R7148 + R7149)) \times fb$   
 VID1=1, VID0=0:  
 $Vout<1,0> = Vref \times (1+ (R7147 + R7148) / R7149) \times fb$   
 VID1=0, VID0=0:  
 $Vout<0,0> = Vref \times (1+ (R7147 / (R7148 + R7149 // R7150))) \times fb$


$OCP = R7141 \times 8.5\mu A / R7140$   
 $OCP = 8.5A$

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
System Agent Supply			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	71 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	62 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
<b>5V / 3.3V Power Supply</b>			
Apple Inc.		DRAWING NUMBER	051-9589
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.18.0
		PAGE	72 OF 132
		SHEET	63 OF 99

# DDR3 (1V5R1V35 S3) REGULATOR




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0343	1	RES,HTL,FILM,1/16W,20.0K,1,0402,SMD,LF	R7315		PPDDR:1V5
114S0342	1	RES,HTL,FILM,1/16W,19.0K,1,0402,SMD,LF	R7315		PPDDR:1V35
114S0411	1	RES,HTL,FILM,1/16W,1.00K,1,0402,SMD,LF	R7316		PPDDR:1V5
114S0389	1	RES,HTL,FILM,1/16W,57.6K,1,0402,SMD,LF	R7316		PPDDR:1V35

DRAWING NUMBER		051-9589	SIZE	D
REVISION		4.18.0		
PAGE		73 OF 132		
SHEET		64 OF 99		

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED






CPU IMVP7 & AXG VCore Regulator

Apple Inc.

DRAWING NUMBER	051-9589
REVISION	4.18.0
PAGE	74 OF 132
SHEET	65 OF 99


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



CPU IMV7 & AXG VCore Output		DRAWING NUMBER	051-9589	SIZE	D
Apple Inc.		REVISION	4.18.0		
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE			
II NOT TO REPRODUCE OR COPY IT		75 OF 132			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET			
IV ALL RIGHTS RESERVED		66 OF 99			


# CPU VCCIO (1V0R1V05 S0) REGULATOR

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0260	2	RES, SMD, PDM, 1/16W, 2.74K, 1, 0402, SMD, LF	R7605, R7645		PPCPUVCCIO:SNB
114S0264	2	RES, SMD, PDM, 1/16W, 3.01K, 1, 0402, SMD, LF	R7605, R7645		PPCPUVCCIO:IVB




SYMC MASTER=00, KEPLER		SYMC_DATE=01/13/2015	
PAGE TITLE			
CPU VCCIO (1V0R1V05 S0) POWER SUPPLY			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	76 OF 132
		SHEET	67 OF 99

### 1.8V S0 Regulator




### 1.05V SUS LDO


Panther Point-M requires JTAG pull-ups to be powered at 1.05V in Sus. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V Sus, which burns 100mW in all S-states.




### 1.5V S0 Regulator



### 1.5V S0 LDO (RIO)



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE: Misc Power Supplies			
DRAWING NUMBER: 051-9589		SIZE: D	
REVISION: 4.18.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE: 77 OF 132	
		SHEET: 68 OF 99	



3.3V S4 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.7 A (EDP)

3.3V S3 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3 A (EDP)

5V S3 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3 A (EDP)

1.5V S3/S0 FET

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	5 A (EDP)

3.3V S0 GPU MISC FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.5A (EDP)

3.3V SUS FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

5V SUS FET

MOSFET	SIA413
CHANNEL	P-TYPE 12V
RDS(ON)	29 mOhm @4.5V
LOADING	2 mA (EDP)

3.3V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5.6 A (EDP)

3.3V S0 GPU FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.11A (EDP)

5.0V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5 A (EDP)

Power FETs

Apple Inc.

DRAWING NUMBER: 051-9589

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 78 OF 132


SHEET: 69 OF 99

S5 Rail Enables & PGOOD

Mobile System Power State Table

State	SMC_ADAPTER_EN	SMC_PM_Q2_ENABLE	SMC_S4_WAKESRC_EN	PM_SUS_EN	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (dS4AC)	1	1	1	0	0	0	0
Deep Sleep (dS4)	0	1	1	0	0	0	0
Deep Sleep (dS5AC)	1	1	0	0	0	0	0
Deep Sleep (dS5)	0	1	0	0	0	0	0
Battery Off (G3HotAC)	Toggle 3Hz	0	0	0	0	0	0
Battery Off (G3Hot)	1	0	0	0	0	0	0

5V, 3.3V, DDR S3 ENABLE



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11480315	1	RES, WTL, 10K, 1/16W, 10K, 1, 0402, 080, LP	R7971		PPDDR:1V5
11480323	1	RES, WTL, 10K, 1/16W, 10K, 1, 0402, 080, LP	R7971		PPDDR:1V35

"WLAN" = ("S3" && "AP\_PWR\_EN" && ("AC" || "S0"))  
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP\_PWR\_EN signal.

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012  
 PAGE TITLE: Power Control 1/ENABLE  
 Apple Inc.  
 DRAWING NUMBER: 051-9589  
 REVISION: 4.18.0  
 SHEET: 79 OF 132  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


Page Notes

Power aliases required by this page:  
 --PP3V3\_GPU\_VDD33

Signal aliases required by this page:  
 (NONE)

ROM options provided by this page:  
 (NONE)

89	88	71	PEG R2D C P<0>	C8020	0.22UF	1	2	PEG R2D P<0>	71 88 89
GND_VOID=TRUE   204 6.3V X6S-CERRM 0201									
89	88	71	PEG R2D C N<0>	C8021	0.22UF	1	2	PEG R2D N<0>	71 88 89
GND_VOID=TRUE   204 6.3V X6S-CERRM 0201									
89	88	71	PEG R2D C P<1>	C8022	0.22UF	1	2	PEG R2D P<1>	71 88 89
GND_VOID=TRUE   204 6.3V X6S-CERRM 0201									
89	88	71	PEG R2D C N<1>	C8023	0.22UF	1	2	PEG R2D N<1>	71 88 89
GND_VOID=TRUE   204 6.3V X6S-CERRM 0201									
89	88	71	PEG R2D C P<2>	C8024	0.22UF	1	2	PEG R2D P<2>	71 88 89
GND_VOID=TRUE   204 6.3V X6S-CERRM 0201									
89	88	71	PEG R2D C N<2>	C8025	0.22UF	1	2	PEG R2D N<2>	71 88 89
GND_VOID=TRUE   204 6.3V X6S-CERRM 0201									
89	88	71	PEG R2D C P<3>	C8026	0.22UF	1	2	PEG R2D P<3>	71 88 89
GND_VOID=TRUE   204 6.3V X6S-CERRM 0201									
89	88	71	PEG R2D C N<3>	C8027	0.22UF	1	2	PEG R2D N<3>	71 88 89
GND_VOID=TRUE   204 6.3V X6S-CERRM 0201									
89	88	71	PEG R2D C P<4>	C8028	0.22UF	1	2	PEG R2D P<4>	71 88 89
GND_VOID=TRUE   204 6.3V X6S-CERRM 0201									
89	88	71	PEG R2D C N<4>	C8029	0.22UF	1	2	PEG R2D N<4>	71 88 89
GND_VOID=TRUE   204 6.3V X6S-CERRM 0201									
89	88	71	PEG R2D C P<5>	C8030	0.22UF	1	2	PEG R2D P<5>	71 88 89
GND_VOID=TRUE   204 6.3V X6S-CERRM 0201									
89	88	71	PEG R2D C N<5>	C8031	0.22UF	1	2	PEG R2D N<5>	71 88 89
GND_VOID=TRUE   204 6.3V X6S-CERRM 0201									
89	88	71	PEG R2D C P<6>	C8032	0.22UF	1	2	PEG R2D P<6>	71 88 89
GND_VOID=TRUE   204 6.3V X6S-CERRM 0201									
89	88	71	PEG R2D C N<6>	C8033	0.22UF	1	2	PEG R2D N<6>	71 88 89
GND_VOID=TRUE   204 6.3V X6S-CERRM 0201									
89	88	71	PEG R2D C P<7>	C8034	0.22UF	1	2	PEG R2D P<7>	71 88 89
GND_VOID=TRUE   204 6.3V X6S-CERRM 0201									
89	88	71	PEG R2D C N<7>	C8035	0.22UF	1	2	PEG R2D N<7>	71 88 89
GND_VOID=TRUE   204 6.3V X6S-CERRM 0201									



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
<b>KEPLER PCI-E</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9589	D
		REVISION	
		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		80 OF 132	
		SHEET	
		71 OF 99	




Power aliases required by this page:  
 - =PPVCORE\_GPU  
 - =PPV35\_GPU\_FBDDQ

---

Signal aliases required by this page:  
 (NONE)

---

BOM options provided by this page:  
 (NONE)




SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE			
KEPLER CORE/FB POWER			
DRAWING NUMBER		051-9589	
REVISION		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		81 OF 132	
SHEET		72 OF 99	



Power aliases required by this page:  
 - PPIV05\_GPU\_S0\_FB  
 - PPIV05\_GPU\_PEA\_IOWDD

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)




SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012  
 PAGE TITLE

**KEPLER FRAME BUFFER I/F**

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D  
 REVISION: 4.18.0  
 BRANCH: (blank)  
 PAGE: 82 OF 132  
 SHEET: 73 OF 99


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



**GPU FB SUPPLY**

VOUT = 1.5V / 1.35V  
13A MAX OUTPUT  
F = 500 KHZ

GPIO(16)	VID1	VID0	FBVDD
0	0	0	1.5V
1	0	0	1.35V



**GPU 1V05 SUPPLY**















VOUT = 1.05V  
5.3A MAX OUTPUT  
F = 500 KHZ

SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012

1V05 GPU / 1V35 FB POWER SUPPLY		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	SHEET
		4.18.0	83 OF 132
			74 OF 99

Page Notes















Power aliases required by this page:
Signal aliases required by this page:
BOM options provided by this page:




Apple Inc. GDDR5 Frame Buffer A
DRAWING NUMBER: 051-9589
REVISION: 4.18.0
PAGE: 84 OF 132
SYNCH MASTER=D2 SEAN SYNC DATE=03/05/2012
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED






Page Notes

Power aliases required by this page:
Signal aliases required by this page:
BOM options provided by this page:



Apple Inc. logo and title block containing: GDDR5 Frame Buffer B, DRAWING NUMBER: 051-9589, REVISION: 4.18.0, SYNC MASTER=D2\_SEAN, SYNC DATE=03/05/2012, and page number 85 OF 132.









PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11880013	1	RES, 5.000M, 0201	R8711		FR_LG_SMB00SG
11880414	1	RES, 5.000M, 0201	R8711		FR_LG_SMB01M_DIE
11880230	1	RES, 5.000M, 1.1/20W, 0201	R8711		FR_LG_SMB01A_DIE

Straps for GK107. GF108 support has been removed.

Die Rev	Strap
D-DIE	0x1
M-DIE	0x0
A-DIE	0x4



STRAP NOTES:  
CURRENTLY STUFFED FOR GF108a/GK107-GTX  
STUFF R8704 FOR THICK DIE  
STUFF R8705 FOR THIN DIE



SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012

KEPLER GPIOs, CLK & STRAPS

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

BRANCH:

PAGE: 87 OF 132








SHEET: 78 OF 99

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

Power aliases required by this page:  
 - PP3V3\_GPU\_VDD33  
 - PP1V05\_GPU\_PEX\_PLLVDD  
 - PP1V05\_GPU\_PEX\_PLLVDD

Signal aliases required by this page:  
 (NONE)

SNM options provided by this page:  
 (NONE)



SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012

KEPLER PEX PWR/GNDS


Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 88 OF 132 SHEET: 79 OF 99



Stuff option for GPIO control

R8981 = PSI Control  
R8982 = VID6 control (old connection)  
R8983 = DPSLP Control

R8981 499 100K  
R8982 10K  
R8983 10K

SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE			
GFX IMVP VCore Regulator			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		PAGE	
4.18.0		89 OF 132	
BRANCH		SHEET	
		80 OF 99	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



8

7

6

5

4


3

2

1


# LCD PANEL INTERFACE (eDP)

CRITICAL  
J9000  
20525-130E-01  
F-RT-SM




## LCD Panel HPD & AUX strapping

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
eDP Display Connector			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	90 OF 132		SHEET
			81 OF 99




CONNECT I2C TO LCD BKLT IC

U9100 R4F2113NLG TLP-145V SYM 2 OF 3 OMIT_TABLE		U9100 R4F2113NLG TLP-145V SYM 2 OF 3 OMIT_TABLE	
PA0/KIN8*/SDA1	N3	PE0/EXEXCL1	K1
PA1/KIN9*/SCL1	N1	PE1/ETCK	J3
PA2/KIN10*/PS2AC	M3	PE2/ETDI	K2
PA3/KIN11*/PS2AD	M2	PE3/ETDO	J1
PA4/KIN12*/PS2BC	N2	PE4/ETMS	K4
PA5/KIN13*/PS2BD	L1	PE5/ETRST*	K3
PA6/KIN14*/PS2CC	K3	PF0/IRQ8*/PMMU0A	M8
PA7/KIN15*/PS2CD	L2	PF1/IRQ9*/PMMU1A	M5
PC0/TIOCA0/WUE8*	G11	PF2/IRQ10*/TMOY	M6
PC1/TIOCB0/WUE9*	G13	PF3/IRQ11*/TMOX	M5
PC2/TIOCC0/TCLKA/WUE10*	F12	PF4/PWMU2A/EXDSR	M4
PC3/TIOCD0/TCLKB/WUE11*	H13	PF5/PWMU3A/EXDTR	N4
PC4/TIOCE0/TCLKC/WUE12*	G10	PF6/PWMU4A/EXCTS	L4
PC5/TIOCF0/TCLKD/WUE13*	G12	PF7/PWMU5A/EXRTS	M4
PC6/TIOCG0/WUE14*	H11	PG0/EXIRQ8*/TMIX/SDAA	M8
PC7/TIOCH0/WUE15*	J13	PG1/EXIRQ9*/TMIX/SCLA	N7
PD0/AN8	M10	PG2/EXIRQ10*/SDAB	K8
PD1/AN9	N9	PG3/EXIRQ11*/SCLB	K7
PD2/AN10	K10	PG4/EXIRQ12*/SDAC	K6
PD3/AN11	L8	PG5/EXIRQ13*/SCLC	M7
PD4/SSO	M9	PG6/EXIRQ14*/SDAD	M6
PD5/SSI	N8	PG7/EXIRQ15*/SCLD	L6
PD6/SSCK	K9	PH0/IRQ6*	E2
PD7/SCS	L7	PH1/EXIRQ7*	F2
		PEVC1	A4
		PEVREF	B3




DPMUX\_DEBUG  
DPMUX UC DEBUG HEADER


HDMI HPD INVERSION & ISOLATION




CA\_DET ISOLATION




DPMUX UC PULL-DOWNS



DPMUX UC PULL-UPS



DP 2:1 ANALOG MUX



SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012  
PAGE TITLE


**eDP Mux**

Apple Inc.


DRAWING NUMBER: 051-9589  
REVISION: 4.18.0  
BRANCH: 91 OF 132  
PAGE: 82 OF 99

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

### DP A & DP B AUX MUX



### DP A & DP B DDC MUX




### MUX TRUTH TABLE

SAI/SBI	SAO	SBO	INA	INB
0	0	0	OUTB0	OUTA0
0	0	1	OUTB1	OUTA0
0	1	0	OUTB0	OUTA1
0	1	1	OUTB1	OUTA1
1	0	0	OUTA0	OUTB0
1	0	1	OUTA0	OUTB1
1	1	0	OUTA1	OUTB0
1	1	1	OUTA1	OUTB1

SYNCH MASTER=D2 SEAN		SYNCH DATE=03/05/2012	
eDP Muxed Graphics Support			
DRAWING NUMBER		051-9589	
REVISION		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		92 OF 132	
SHEET		83 OF 99	

### 3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES.MTL.FILM.1/20W.17.VK.1.0201.SMD.LF	R9410,R9413		TBTHV:P12V
118S0145	2	RES.MTL.FILM.1/20W.17.VK.1.0201.SMD.LF	R9411,R9414		TBTHV:P12V

Nominal	Min	Max	
IHVSO/S3	1120mA	1090mA	1170mA (12W minimum)



### Thunderbolt Connector A




DP Source must pull down HPD input with greater than or equal to 100k (DPv1.1a).

Sink HPD range:  
High: 2.0 - 5.0V  
Low: 0 - 0.8V

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
Thunderbolt Connector A		DRAWING NUMBER	051-9589
Apple Inc.		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	94 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	84 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### 3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.





For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1.0201,SMD,LF	R9610,R9613		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1.0201,SMD,LF	R9611,R9614		TBTHV:P12V

Nominal	Min	Max	
IHVSO/S3	1120mA	1090mA	1170mA (12W minimum)



### Thunderbolt Connector B



DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:  
High: 2.0 - 5.0V  
Low: 0 - 0.8V

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

Thunderbolt Connector B

Apple Inc.

DRAWING NUMBER	051-9589	SIZE	D
REVISION	4.18.0	BRANCH	
PAGE	96 OF 132	SHEET	85 OF 99

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PPBUS S0 LCDBKLT FET


MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.715 A (EDP)

CRITICAL  
Q9706  
FDC638APZ\_SBMS001  
SSOT6-HF

PPBUS\_SW LCDBKLT PWR

THERE IS A SENSE RESISTOR BETWEEN  
PPBUS\_SW\_LCDBKLT\_PWR  
AND PPBUS\_SW\_BKL  
ON THE SENSOR PAGE

NEED VALUE CHANGES FOR 55V AND 96 LEDS !!!



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680004	6	RES, 0.000, 0.000	R9717, R9718, R9719, R9720, R9721, R9722		D_BKL-1900D

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012


Apple Inc. LCD Backlight Driver (LP8545)

Drawing Number: 051-9589  
Revision: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

Page: 97 OF 132  
Sheet: 86 OF 99

PCH VCCIO (1.05V S0) REGULATOR




OCP = R9841 x 8.5uA / R9840  
OCP = 14.4A

SYMC MASTER=00, KEPLER		SYMC_DATE=01/13/2015	
PAGE TITLE			
PCH VCCIO (1.05V) POWER SUPPLY			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		98 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		87 OF 99	
IV ALL RIGHTS RESERVED			


### GPU Rail Sequencing

- KEPLER GPU REQUIRES RAILS TO COME UP IN THE FOLLOWING ORDER:
- 1) GPU\_3.3V
  - 2) IFX IOVDD - 1.8V
  - 3) GPUVCORE
  - 4) FBVDDQ/GEDRS 1.35V
  - 5) PERVDD/Q OR IFFY IOVDD - 1.05V




NOTE: 1V8 MAY NOT BE REQUIRED FOR KEPLER IF THERE IS NO LVDS

### EXT GPU PWRGD Pullup




NOTE: NO PU ON 3V3 AND 1V8 PGOODS SINCE THEY ARE SYNTHETIC.  
NOTE 2: CHECK IF 1V8 IS READ AS LOGIC HIGH BY GMUX


### Unused PGOOD signal




### PEG\_R2D\_P<0>




### PEG\_R2D\_P<5>



### PEG\_R2D\_P<3>




### PEG\_R2D\_P<7>




PLACE R9910 - R9917 CLOSE TO U8000

### PCIE TEST STRUCTURES (FOR LAB USE)


### PEG\_D2R\_P<0>



### PEG\_D2R\_P<4>



### PEG\_D2R\_P<7>



PLACE R9920 - R9927 CLOSE TO U1000

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
Power Sequencing EG/PCH S0			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		BRANCH	
4.18.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
99 OF 132		88 OF 99	



CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	20 MIL	?	CPU_VREF	*	12 MIL	?
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	15 MIL	?	PCIE	TOP,BOTTOM	15 MIL	?
CLK_PCIE	*	20 MIL	?				

PEG

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_RXX	*	=4X_DIELECTRIC	?
PEG_TXTX	*	=4X_DIELECTRIC	?
PEG_TXX	*	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_D2R	PEG_D2R	*	PEG_RXX
PEG_R2D	PEG_R2D	*	PEG_TXTX
PEG_D2R	PEG_R2D	*	PEG_TXX

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
DMI_S2N	PCIE_85D	PCIE		DMI S2N P<3:0> 10 18
DMI_S2N	PCIE_85D	PCIE		DMI S2N N<3:0> 10 18
DMI_N2S	PCIE_85D	PCIE		DMI N2S P<3:0> 10 18
DMI_N2S	PCIE_85D	PCIE		DMI N2S N<3:0> 10 18
FDI_DATA	PCIE_85D	PCIE		FDI DATA P<7:0> 9 10
FDI_DATA	PCIE_85D	PCIE		FDI DATA N<7:0> 9 10
FDI_FSYN0	CPU_50S	CPU_AGTI		FDI FSYN<1..0> 9 10
FDI_FSYN0	CPU_50S	CPU_AGTI		FDI_FSYN<1..0> 9 10
FDI_INT	CPU_50S	CPU_AGTI		FDI INT 10 18
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE		DMI CLK100M CPU P 11 17
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE		DMI CLK100M CPU N 11 17
DP_INT_IG_ML	DR_85D	DISPLAYBOT		DP INT IG ML P<3:0> 10 82
DP_INT_IG_ML	DR_85D	DISPLAYBOT		DP INT IG ML N<3:0> 10 82
DP_INT_IG_AUX_P	DR_85D	DISPLAYBOT		DP INT IG AUX P 10 82
DP_INT_IG_AUX_N	DR_85D	DISPLAYBOT		DP INT IG AUX N 10 82
CPU_EDP_COMP	CPU_27P4S	CPU_COMP		CPU EDP COMP 10
CPU_PEG_COMP	CPU_27P4S	CPU_COMP		CPU PEG COMP 10
CPU_CPG	CPU_50S	CPU_ITP		CPU CPG<17..0> 10 24
XDP_CPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE		ITPCPU CLK100M P 11 17
XDP_CPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE		ITPCPU CLK100M N 11 17
XDP_CPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE		ITPXD P CLK100M P 17 24
XDP_CPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE		ITPXD P CLK100M N 17 24
DPLL_REF_CLKP	CLK_PCIE_90D	CLK_PCIE		DPLL REF CLKP 9 11
DPLL_REF_CLKN	CLK_PCIE_90D	CLK_PCIE		DPLL REF CLKN 9 11
XDP_CPU_TDI	CPU_50S	CPU_ITP		XDP CPU TDI 11 24
XDP_CPU_TDO	CPU_50S	CPU_ITP		XDP CPU TDO 11 24
XDP_CPU_TMS	CPU_50S	CPU_ITP		XDP CPU TMS 11 24
XDP_CPU_TCK	CPU_50S	CPU_ITP		XDP CPU TCK 11 24
XDP_CPU_TRST_L	CPU_50S	CPU_ITP		XDP CPU TRST L 11 24
XDP_BPM_L<3..0>	CPU_50S	CPU_ITP		XDP BPM L<3..0> 11 24
XDP_BPM_L<7..4>	CPU_50S	CPU_ITP		XDP BPM L<7..4> 11 24
XDP_DBRESET_L	CPU_50S	CPU_ITP		XDP DBRESET L 11 24 25
XDP_CPU_PRDY_L	CPU_50S	CPU_ITP		XDP CPU PRDY L 11 24
XDP_CPU_PREGD_L	CPU_50S	CPU_ITP		XDP CPU PREGD L 11 24
PM_THRMTRIP_L	CPU_50S	CPU_AGTI		PM THRMTRIP L 11 20 42
PM_SYNC	CPU_50S	CPU_AGTI		PM SYNC 11 18
PM_MEM_PWRGD	CPU_50S	CPU_AGTI		PM MEM PWRGD 11 18 27
CPU_PWRGD	CPU_50S	CPU_AGTI		CPU PWRGD 11 20 24
CPU_SM_RCOMP<2..0>	CPU_27P4S	CPU_COMP		CPU SM RCOMP<2..0> 11
CPU_VIDSOUT	CPU_50S	CPU_VID		CPU_VIDSOUT 13 65
CPU_VIDSCLK	CPU_50S	CPU_VID		CPU_VIDSCLK 13 65
CPU_VIDALERT_L	CPU_50S	CPU_VID		CPU_VIDALERT L 13 65
CPU_VCCSA_VID<1..0>	CPU_55S	CPU_VID		CPU_VCCSA_VID<1..0> 13 62
CPU_VCCSENSE_P	CPU_27P4S	CPU_VCCSENSE		CPU_VCCSENSE P 13 65
CPU_VCCSENSE_N	CPU_27P4S	CPU_VCCSENSE		CPU_VCCSENSE N 13 65
CPU_VCCIOSENSE_P	CPU_27P4S	CPU_VCCSENSE		CPU_VCCIOSENSE P 13 67
CPU_VCCIOSENSE_N	CPU_27P4S	CPU_VCCSENSE		CPU_VCCIOSENSE N 13 67
CPU_AXG_SENSE_P	CPU_27P4S	CPU_VCCSENSE		CPU_AXG_SENSE P 13 65
CPU_AXG_SENSE_N	CPU_27P4S	CPU_VCCSENSE		CPU_AXG_SENSE N 13 65
CPU_VCC_VALSENSE_P	CPU_27P4S	CPU_VCCSENSE		CPU_VCC_VALSENSE P 13
CPU_VCC_VALSENSE_N	CPU_27P4S	CPU_VCCSENSE		CPU_VCC_VALSENSE N 13
CPU_AXG_VALSENSE_P	CPU_27P4S	CPU_VCCSENSE		CPU_AXG_VALSENSE P 13
CPU_AXG_VALSENSE_N	CPU_27P4S	CPU_VCCSENSE		CPU_AXG_VALSENSE N 13
CPU_VCCSASENSE	CPU_50S	CPU_AGTI		CPU_VCCSASENSE 13 62
PPCPU_MEM_VREFD0_A	CPU_VREF	CPU_VREF		PPCPU MEM VREFD0 A 10 33
PPCPU_MEM_VREFD0_B	CPU_VREF	CPU_VREF		PPCPU MEM VREFD0 B 10 33
PP0V75_S3_MEM_VREFD0_A	CPU_VREF	CPU_VREF		PP0V75 S3 MEM VREFD0 A 28 29 33
PP0V75_S3_MEM_VREFD0_B	CPU_VREF	CPU_VREF		PP0V75 S3 MEM VREFD0 B 30 31 33
PP0V75_S3_MEM_VREFCA_A	CPU_VREF	CPU_VREF		PP0V75 S3 MEM VREFCA A 28 29 33
PP0V75_S3_MEM_VREFCA_B	CPU_VREF	CPU_VREF		PP0V75 S3 MEM VREFCA B 30 31 33
XDP_CPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE		XDP CPU CLK100M P 24
XDP_CPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE		XDP CPU CLK100M N 24
PEG_R2D P<7..0>	PEG_80D	PEG_R2D		PEG R2D P<7..0> 71 88
PEG_R2D N<7..0>	PEG_80D	PEG_R2D		PEG R2D N<7..0> 71 88
PEG_R2D C P<7..0>	PEG_80D	PEG_R2D		PEG R2D C P<7..0> 9 71
PEG_R2D C N<7..0>	PEG_80D	PEG_R2D		PEG R2D C N<7..0> 9 71
PEG_D2R P<7..0>	PEG_80D	PEG_D2R		PEG D2R P<7..0> 9 71 88
PEG_D2R N<7..0>	PEG_80D	PEG_D2R		PEG D2R N<7..0> 9 71 88
PEG_D2R C P<7..0>	PEG_80D	PEG_D2R		PEG D2R C P<7..0> 71
PEG_D2R C N<7..0>	PEG_80D	PEG_D2R		PEG D2R C N<7..0> 71

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012  
 DRAWING NUMBER: 051-9589  
 REVISION: 4.18.0  
 PAGE: 100 OF 132  
 SHEET: 89 OF 99

Apple Inc.  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_QS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MILS	?
MEM_DQBL2BL	*	16 MILS	?
MEM_DQCH2CH	*	25 MILS	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_*	*	MEM_CLK2MEM
MEM_CMD	MEM_*	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_*	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_*	*	MEM_QS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQ_BYTE*	MEM_*	*	MEM_DATA2MEM
MEM_*_DQ_BYTE*	=SAME	*	MEM_DATA2DATA
MEM_A_DQ_BYTE*	MEM_A_DQ_BYTE*	*	MEM_DQBL2BL
MEM_B_DQ_BYTE*	MEM_B_DQ_BYTE*	*	MEM_DQBL2BL
MEM_A_DQ_BYTE*	MEM_B_DQ_BYTE*	*	MEM_DQCH2CH

### DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair  
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.  
DQS to clock matching should be within [CLK-139.73mm] and [CLK-30.48mm].  
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.  
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.  
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.  
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.  
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.  
SOURCE: Chief River SFF Platform DG, Rev 0.7 (#460452), Section 2.6.3

### Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CKE<3..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CS L<3..2>
MEM_A_CNTRL1	MEM_37S	MEM_CTRL	MEM A CS L<1>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CS L<0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A ODT<3..2>
MEM_A_CNTRL1	MEM_37S	MEM_CTRL	MEM A ODT<1>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A ODT<0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L
MEM_A_DQ_BYTE0	MEM_50S	MEM_A_DQ_BYTE0	MEM A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_50S	MEM_A_DQ_BYTE1	MEM A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_50S	MEM_A_DQ_BYTE2	MEM A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_50S	MEM_A_DQ_BYTE3	MEM A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_50S	MEM_A_DQ_BYTE4	MEM A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_50S	MEM_A_DQ_BYTE5	MEM A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_50S	MEM_A_DQ_BYTE6	MEM A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_50S	MEM_A_DQ_BYTE7	MEM A DQ<63..56>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CKE<3..2>
MEM_B_CNTRL1	MEM_37S	MEM_CTRL	MEM B CKE<1>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CKE<0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CS L<3..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B ODT<3..1>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B ODT<0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..7>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<6>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<5..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L
MEM_B_DQ_BYTE0	MEM_50S	MEM_B_DQ_BYTE0	MEM B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_50S	MEM_B_DQ_BYTE1	MEM B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_50S	MEM_B_DQ_BYTE2	MEM B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_50S	MEM_B_DQ_BYTE3	MEM B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_50S	MEM_B_DQ_BYTE4	MEM B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_50S	MEM_B_DQ_BYTE5	MEM B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_50S	MEM_B_DQ_BYTE6	MEM B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_50S	MEM_B_DQ_BYTE7	MEM B DQ<63..56>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>

SYNC MASTER=D2 KRPLER SYNC DATE=01/13/2012

Apple Inc.

051-9589

4.18.0

101 OF 132

90 OF 99

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

### Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_DP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_DISPLAYPORT	0001, 0004, 0009, 0010	=4:1_SPACING	?	PCH_DISPLAYPORT	TOP, BOTTOM	=4:1_SPACING	?
LVDS	0001, 0004, 0009, 0010	=4:1_SPACING	?	LVDS	TOP, BOTTOM	=4:1_SPACING	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

### SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	0001, 0004, 0009, 0010	=5:1_SPACING	?	SATA	TOP, BOTTOM	=5:1_SPACING	?
SATA_ICOMP	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

### USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	0001, 0004, 0009, 0010	=4:1_SPACING	?	USB	TOP, BOTTOM	=4:1_SPACING	?
USB_RBIAS	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

### USB 3.0 INTERFACE CONSTRAINTS

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3	0001, 0004, 0009, 0010	=5:1_SPACING	?	USB3	TOP, BOTTOM	=5:1_SPACING	?

SOURCE: CR SFF PLATFORM DESIGN GUIDE V0.7, TABLE 4-211, 1X1+

### System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_25M_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

### PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	LVDS_85D	LVDS	LVDS IG A CLK P	9 18
	LVDS_85D	LVDS	LVDS IG A CLK N	9 18
	LVDS_85D	LVDS	LVDS IG A DATA P<2..0>	9 18
	LVDS_85D	LVDS	LVDS IG A DATA N<2..0>	9 18
	LVDS_85D	LVDS	LVDS IG A DATA P<3>	9 18
	LVDS_85D	LVDS	LVDS IG A DATA N<3>	9 18
	LVDS_85D	LVDS	LVDS IG B DATA P<2..0>	9 18
	LVDS_85D	LVDS	LVDS IG B DATA N<2..0>	9 18
	SATA_90D	SATA	SATA HDD R2D C P	17 39
	SATA_90D	SATA	SATA HDD R2D C N	17 39
	SATA_90D	SATA	SATA HDD D2R P	17 39
	SATA_90D	SATA	SATA HDD D2R N	17 39
	SATA_90D	SATA	SATA SSD D2R MUX OUT P	39
	SATA_90D	SATA	SATA SSD D2R MUX OUT N	39
	SATA_90D	SATA	SATA SSD R2D MUX IN P	39
	SATA_90D	SATA	SATA SSD R2D MUX IN N	39
	SATA_90D	SATA	SATA SSD D2R P	39
	SATA_90D	SATA	SATA SSD D2R N	39
	SATA_90D	SATA	SATA SSD R2D P	39
	SATA_90D	SATA	SATA SSD R2D N	39
	SATA_90D	SATA	SATA HDD R2D UP P	39
	SATA_90D	SATA	SATA HDD R2D UP N	39
	SATA_90D	SATA	SATA ODD R2D C P	9 17
	SATA_90D	SATA	SATA ODD R2D C N	9 17
	SATA_90D	SATA	SATA ODD R2D P	9 17
	SATA_90D	SATA	SATA ODD R2D N	9 17
	SATA_90D	SATA	SATA ODD D2R P	9 17
	SATA_90D	SATA	SATA ODD D2R N	9 17
	SATA_90D	SATA	SATA ODD D2R UP P	9 17
	SATA_90D	SATA	SATA ODD D2R UP N	9 17
	SATA_50SE	SATA_100MP	PCH SATA3COMP	17
	SATA_37SE	SATA_100MP	PCH SATA1COMP	17
	USB_85D	USB	USB EXT B XHCI P	19 26
	USB_85D	USB	USB EXT B XHCI N	19 26
	USB_85D	USB	USB EXT B EHCI P	19 26
	USB_85D	USB	USB EXT B EHCI N	19 26
	USB_85D	USB	USB HUB UP P	19 26
	USB_85D	USB	USB HUB UP N	19 26
	USB_85D	USB	USB EXTA P	19 40
	USB_85D	USB	USB EXTA N	19 40
	USB_85D	USB	USB EXTB P	7 26 38
	USB_85D	USB	USB EXTB N	7 26 38
	USB_85D	USB	USB EXTC P	9 19
	USB_85D	USB	USB EXTC N	9 19
	USB_85D	USB	USB CAMERA CONN P	7 34
	USB_85D	USB	USB CAMERA CONN N	7 34
	USB_85D	USB	USB BT P	9 34
	USB_85D	USB	USB BT N	9 34
	USB_85D	USB	USB BT CONN P	7 34
	USB_85D	USB	USB BT CONN N	7 34
	USB_85D	USB	USB BT WAKE P	34
	USB_85D	USB	USB BT WAKE N	34
	USB_85D	USB	USB TPAD P	9 49
	USB_85D	USB	USB TPAD N	9 49
	USB_85D	USB	USB SMC P	9 41
	USB_85D	USB	USB SMC N	9 41
	USB_RBIAS	USB_RBIAS	PCH USB RBIAS	19
	USB_85D	USB	USB EXT D XHCI P	19 26
	USB_85D	USB	USB EXT D XHCI N	19 26
	USB_85D	USB	USB EXTA MIXED P	40
	USB_85D	USB	USB EXTA MIXED N	40
	USB_85D	USB	USB CAMERA P	19 34
	USB_85D	USB	USB CAMERA N	19 34
	USB_85D	USB	USB LT1 P	40
	USB_85D	USB	USB LT1 N	40
	USB_85D	USB3	USB3 EXTB TX P	19 38
	USB_85D	USB3	USB3 EXTB TX N	19 38
	USB_85D	USB3	USB3 EXTB RX P	7 19 38
	USB_85D	USB3	USB3 EXTB RX N	7 19 38
	USB_85D	USB3	USB3 EXTC TX P	9 19
	USB_85D	USB3	USB3 EXTC TX N	9 19
	USB_85D	USB3	USB3 EXTC RX P	9 19
	USB_85D	USB3	USB3 EXTC RX N	9 19
	USB_85D	USB3	USB3 EXTA TX P	19 40
	USB_85D	USB3	USB3 EXTA TX N	19 40
	USB_85D	USB3	USB3 EXTA RX P	19 40
	USB_85D	USB3	USB3 EXTA RX N	19 40

### Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SYSCLK_CLK32K_RTC	CLK_SLOW_55S	CLK_SLOW	SYSCLK CLK32K RTC	17 25
SYSCLK_CLK25M_SB	CLK_25M_55S	CLK_25M	SYSCLK CLK25M SB	17 25
SYSCLK_CLK25M_ENET	CLK_25M_55S	CLK_25M	SYSCLK CLK25M ENET	17
SYSCLK_CLK25M_TBT	CLK_25M_55S	CLK_25M	SYSCLK CLK25M TBT	25 35
SYSCLK_CLK25M_TBT	CLK_25M_55S	CLK_25M	SYSCLK CLK25M TBT R	35

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012  
PAGE TITLE

**PCH Constraints 1**

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D  
REVISION: 4.18.0  
BRANCH:

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 102 OF 132  
SHEET: 91 OF 99

### LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

### SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

### HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

### SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

### SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

### PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
LPC_AD	LPC_50S	LPC	LPC_AD<3..0>	7 17 41 43 82
LPC_FRAME_I	LPC_50S	LPC	LPC_FRAME_I	7 17 41 43 82
LPC_RESET_I	LPC_50S	LPC	LPC_RESET_I	25
PCH_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC_R	19 25
CLK_LPC_50S	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC	25 41
CLK_LPC_50S	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_LECPLUS	7 25 43
SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK	17 44
SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA	17 44
SMBUS_PCH_A_CLK	SMB_50S	SMB	SMB_PCH_0_CLK	17 44
SMBUS_PCH_A_DATA	SMB_50S	SMB	SMB_PCH_0_DATA	17 44
SMBUS_PCH_1_CLK	SMB_50S	SMB	SMB_PCH_1_CLK	17 44
SMBUS_PCH_1_DATA	SMB_50S	SMB	SMB_PCH_1_DATA	17 44
HDA_BIT_CLK	HDA_50S	HDA	HDA_BIT_CLK	17 53
HDA_BIT_CLK_R	HDA_50S	HDA	HDA_BIT_CLK_R	17
HDA_SYNC	HDA_50S	HDA	HDA_SYNC	17 53
HDA_SYNC_R	HDA_50S	HDA	HDA_SYNC_R	17
HDA_RST_I	HDA_50S	HDA	HDA_RST_I	17
HDA_RST_L	HDA_50S	HDA	HDA_RST_L	17 53
HDA_SDIN0	HDA_50S	HDA	HDA_SDIN0	17 53
AUD_SDI_R	HDA_50S	HDA	AUD_SDI_R	53
HDA_SDOUT	HDA_50S	HDA	HDA_SDOUT	17 53
HDA_SDOUT_R	HDA_50S	HDA	HDA_SDOUT_R	17 25
SPI_CLK_R	SPI_55S	SPI	SPI_CLK_R	17 43
SPI_CLK	SPI_55S	SPI	SPI_CLK	43
SPI_MOSI_R	SPI_55S	SPI	SPI_MOSI_R	17 43
SPI_MOSI	SPI_55S	SPI	SPI_MOSI	43
SPI_MISO	SPI_55S	SPI	SPI_MISO	17 43
SPI_CS0_R_L	SPI_55S	SPI	SPI_CS0_R_L	17 43
SPI_CS0_L	SPI_55S	SPI	SPI_CS0_L	43
PCIE_ENET_R2D_P	PCIE_85D	PCIE	PCIE_ENET_R2D_P	
PCIE_ENET_R2D_N	PCIE_85D	PCIE	PCIE_ENET_R2D_N	
PCIE_ENET_R2D_C_P	PCIE_85D	PCIE	PCIE_ENET_R2D_C_P	7 17 38
PCIE_ENET_R2D_C_N	PCIE_85D	PCIE	PCIE_ENET_R2D_C_N	7 17 38
PCIE_ENET_D2R_P	PCIE_85D	PCIE	PCIE_ENET_D2R_P	7 17 38
PCIE_ENET_D2R_N	PCIE_85D	PCIE	PCIE_ENET_D2R_N	7 17 38
PCIE_ENET_D2R_C_P	PCIE_85D	PCIE	PCIE_ENET_D2R_C_P	
PCIE_ENET_D2R_C_N	PCIE_85D	PCIE	PCIE_ENET_D2R_C_N	
PCIE_AP_R2D_P	PCIE_85D	PCIE	PCIE_AP_R2D_P	7 34
PCIE_AP_R2D_N	PCIE_85D	PCIE	PCIE_AP_R2D_N	7 34
PCIE_AP_R2D_C_P	PCIE_85D	PCIE	PCIE_AP_R2D_C_P	17 34
PCIE_AP_R2D_C_N	PCIE_85D	PCIE	PCIE_AP_R2D_C_N	17 34
PCIE_AP_D2R_P	PCIE_85D	PCIE	PCIE_AP_D2R_P	17 34
PCIE_AP_D2R_N	PCIE_85D	PCIE	PCIE_AP_D2R_N	17 34
PCIE_AP_D2R_PI_P	PCIE_85D	PCIE	PCIE_AP_D2R_PI_P	7 34
PCIE_AP_D2R_PI_N	PCIE_85D	PCIE	PCIE_AP_D2R_PI_N	7 34
PCIE_AP_R2D_PI_P	PCIE_85D	PCIE	PCIE_AP_R2D_PI_P	34
PCIE_AP_R2D_PI_N	PCIE_85D	PCIE	PCIE_AP_R2D_PI_N	34
PCIE_TBT_D2R	PCIE_85D	PCIE	PCIE_TBT_D2R	
PCIE_TBT_D2R_MUX_OUT_P	PCIE_85D	PCIE	PCIE_TBT_D2R_MUX_OUT_P	39
PCIE_TBT_D2R_MUX_OUT_N	PCIE_85D	PCIE	PCIE_TBT_D2R_MUX_OUT_N	39
PCIE_TBT_R2D	PCIE_85D	PCIE	PCIE_TBT_R2D	
PCIE_TBT_R2D_C_P<1..0>	PCIE_85D	PCIE	PCIE_TBT_R2D_C_P<1..0>	9 39
PCIE_TBT_R2D_C_N<1..0>	PCIE_85D	PCIE	PCIE_TBT_R2D_C_N<1..0>	9 39
PCIE_TBT_D2R_P<1..0>	PCIE_85D	PCIE	PCIE_TBT_D2R_P<1..0>	9 39
PCIE_TBT_D2R_N<1..0>	PCIE_85D	PCIE	PCIE_TBT_D2R_N<1..0>	9 39
PCIE_TBT_R2D_MUX_IN_P	PCIE_85D	PCIE	PCIE_TBT_R2D_MUX_IN_P	39
PCIE_TBT_R2D_MUX_IN_N	PCIE_85D	PCIE	PCIE_TBT_R2D_MUX_IN_N	39
PCIE_TBT_D2R_C_P<1>	PCIE_85D	PCIE	PCIE_TBT_D2R_C_P<1>	39
PCIE_TBT_D2R_C_N<1>	PCIE_85D	PCIE	PCIE_TBT_D2R_C_N<1>	39
PCIE_TBT_R2D_P<1>	PCIE_85D	PCIE	PCIE_TBT_R2D_P<1>	39
PCIE_TBT_R2D_N<1>	PCIE_85D	PCIE	PCIE_TBT_R2D_N<1>	39
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_PCH_P	17
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_PCH_N	17
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_TBT_P	17 35
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_TBT_N	17 35
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH_CLK96M_DOT_P	17
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH_CLK96M_DOT_N	17
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH_CLK100M_SATA_P	17
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH_CLK100M_SATA_N	17
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH_CLK14P3M_REFCLK	17
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH_CLK33M_PCIEIN	17 25
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PEX_TSTCLK_O_P	71 95
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PEX_TSTCLK_O_N	71 95
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PEG_CLK100M_P	17 71
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PEG_CLK100M_N	17 71
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_ENET_P	7 17 38
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_ENET_N	7 17 38
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_P	17 34
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_N	17 34
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_FW_P	9 17
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_FW_N	9 17
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SSD_P	17 39
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SSD_N	17 39
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_EXCARD_P	9 17
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_EXCARD_N	9 17
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_TBT_R2D_C_P<3..0>	9 35
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_TBT_R2D_C_N<3..0>	9 35
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_TBT_R2D_P<3..0>	35
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_TBT_R2D_N<3..0>	35
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_TBT_D2R_P<3..0>	9 35
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_TBT_D2R_N<3..0>	9 35
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_TBT_D2R_C_P<3..0>	35
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_TBT_D2R_C_N<3..0>	35

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

PAGE TITLE: PCH Constraints 2

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: 103 OF 132 SHEET: 92 OF 99

### DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

### Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2X_DIELECTRIC	?

### Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
TBTDP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP	*	=5X_DIELECTRIC	?	TBTDP	TOP,BOTTOM	=7X_DIELECTRIC	?

NOTE: Thunderbolt high-speed nets are NOT directly assigned to TBTDP\_\*D physical rules.  
 TABLE\_PHYSICAL\_ASSIGNMENT symbols must be used to create the assignments.  
 Proper differential impedance depends on mDP connector used.  
 For 514-0637: R2D nets (SMT pins) = 80D, D2R nets (TH pins) = 100D

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

### Thunderbolt/DP Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
TBT_A_E2D	TBTTP_85n	TBTTP	TBT A E2D C P<1..0>	7 35 84
TBT_A_E2D	TBTTP_85n	TBTTP	TBT A E2D C N<1..0>	7 35 84
	TBTTP_85n	TBTTP	TBT A E2D P<1..0>	7 84
	TBTTP_85n	TBTTP	TBT A E2D N<1..0>	7 84
DP_TBTPA_ML	DP_85n	DISPLAYPORT	DP TBTPA ML C P<3..1:2>	35 84
DP_TBTPA_ML	DP_85n	DISPLAYPORT	DP TBTPA ML C N<3..1:2>	35 84
	DP_85n	DISPLAYPORT	DP TBTPA ML P<3..1:2>	84
	DP_85n	DISPLAYPORT	DP TBTPA ML N<3..1:2>	84
	DP_85n	DISPLAYPORT	DP A LSX ML P<1>	84
	DP_85n	DISPLAYPORT	DP A LSX ML N<1>	84
	TBTTP_85n	TBTTP	TBT A D2R C P<1..0>	7 84
	TBTTP_85n	TBTTP	TBT A D2R C N<1..0>	7 84
TBT_A_D2R	TBTTP_85n	TBTTP	TBT A D2R P<1..0>	7 35 84
TBT_A_D2R	TBTTP_85n	TBTTP	TBT A D2R N<1..0>	7 35 84
TBT_A_AUXCH	DP_85n	DISPLAYPORT	DP TBTPA AUXCH C P	35 84
TBT_A_AUXCH	DP_85n	DISPLAYPORT	DP TBTPA AUXCH C N	35 84
	DP_85n	DISPLAYPORT	DP TBTPA AUXCH P	84
	DP_85n	DISPLAYPORT	DP TBTPA AUXCH N	84
	DP_85n	DISPLAYPORT	DP A AUXCH DDC P	84
	DP_85n	DISPLAYPORT	DP A AUXCH DDC N	84
	TBTTP_85n	TBTTP	TBT A D2R1 AUXDDC P	84
	TBTTP_85n	TBTTP	TBT A D2R1 AUXDDC N	84
TBT_B_E2D	TBTTP_85n	TBTTP	TBT B E2D C P<1..0>	7 35 85
TBT_B_E2D	TBTTP_85n	TBTTP	TBT B E2D C N<1..0>	7 35 85
	TBTTP_85n	TBTTP	TBT B E2D P<1..0>	7 85
	TBTTP_85n	TBTTP	TBT B E2D N<1..0>	7 85
DP_TBTPB_ML	DP_85n	DISPLAYPORT	DP TBTPB ML C P<3..1:2>	35 85
DP_TBTPB_ML	DP_85n	DISPLAYPORT	DP TBTPB ML C N<3..1:2>	35 85
	DP_85n	DISPLAYPORT	DP TBTPB ML P<3..1:2>	85
	DP_85n	DISPLAYPORT	DP TBTPB ML N<3..1:2>	85
	DP_85n	DISPLAYPORT	DP B LSX ML P<1>	85
	DP_85n	DISPLAYPORT	DP B LSX ML N<1>	85
	TBTTP_85n	TBTTP	TBT B D2R C P<1..0>	7 85
	TBTTP_85n	TBTTP	TBT B D2R C N<1..0>	7 85
TBT_B_D2R	TBTTP_85n	TBTTP	TBT B D2R P<1..0>	7 35 85
TBT_B_D2R	TBTTP_85n	TBTTP	TBT B D2R N<1..0>	7 35 85
TBT_B_AUXCH	DP_85n	DISPLAYPORT	DP TBTPB AUXCH C P	35 85
TBT_B_AUXCH	DP_85n	DISPLAYPORT	DP TBTPB AUXCH C N	35 85
	DP_85n	DISPLAYPORT	DP TBTPB AUXCH P	85
	DP_85n	DISPLAYPORT	DP TBTPB AUXCH N	85
	DP_85n	DISPLAYPORT	DP B AUXCH DDC P	85
	DP_85n	DISPLAYPORT	DP B AUXCH DDC N	85
	TBTTP_85n	TBTTP	TBT B D2R1 AUXDDC P	85
	TBTTP_85n	TBTTP	TBT B D2R1 AUXDDC N	85

Only used on dual-port hosts.

### Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	DP_85n	DISPLAYPORT	DP TBTSRC ML C P<3..0>	
	DP_85n	DISPLAYPORT	DP TBTSRC ML C N<3..0>	
	DP_85n	DISPLAYPORT	DP TBTSRC AUXCH C P	
	DP_85n	DISPLAYPORT	DP TBTSRC AUXCH C N	
TBT_SPI_CLK	TBT_SPI_55S	TBT_SPI	TBT SPI CLK	35
TBT_SPI_MOSI	TBT_SPI_55S	TBT_SPI	TBT SPI MOSI	35
TBT_SPI_MISO	TBT_SPI_55S	TBT_SPI	TBT SPI MISO	35
TBT_SPI_CS_L	TBT_SPI_55S	TBT_SPI	TBT SPI CS L	35

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
<b>Thunderbolt Constraints</b>			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		105 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		93 OF 99	
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

### SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	PAGE
	PHYSICAL	SPACING		
SMBUS_SMC_2_S3_SCL	SMB_500	0300	SMBUS_SMC_2_S3_SCL	7 41 44
SMBUS_SMC_2_S3_SDA	SMB_500	0300	SMBUS_SMC_2_S3_SDA	7 41 44
SMBUS_SMC_1_S0_SCL	SMB_500	0300	SMBUS_SMC_1_S0_SCL	41 44
SMBUS_SMC_1_S0_SDA	SMB_500	0300	SMBUS_SMC_1_S0_SDA	41 44
SMBUS_SMC_0_S0_SCL	SMB_500	0300	SMBUS_SMC_0_S0_SCL	41 44
SMBUS_SMC_0_S0_SDA	SMB_500	0300	SMBUS_SMC_0_S0_SDA	41 44
SMBUS_SMC_5_SCL	SMB_500	0300	SMBUS_SMC_5_SCL	41 44
SMBUS_SMC_5_SDA	SMB_500	0300	SMBUS_SMC_5_SDA	41 44
SMBUS_SMC_3_SCL	SMB_500	0300	SMBUS_SMC_3_SCL	41 44
SMBUS_SMC_3_SDA	SMB_500	0300	SMBUS_SMC_3_SDA	41 44

### SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	PAGE
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	61
	1TO1_DIFFPAIR		CHGR_CSI_N	61
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	61
	1TO1_DIFFPAIR		CHGR_CSO_N	61

D

D

C


C

B

B

A

A

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
<b>SMC Constraints</b>			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	106 OF 132
		SHEET	94 OF 99

8

7

6

5

4

3

2

1

### GDDR5 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR5_45R50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR5_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR5_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	*	=5x_DIELECTRIC	?	GDDR5_CLK	TOP,BOTTOM	=5x_DIELECTRIC	?
GDDR5_CMD	*	=3x_DIELECTRIC	?	GDDR5_CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
GDDR5_DATA	*	=3x_DIELECTRIC	?	GDDR5_DATA	TOP,BOTTOM	=5x_DIELECTRIC	?
GDDR5_EDC	*	=5x_DIELECTRIC	?	GDDR5_EDC	TOP,BOTTOM	=5x_DIELECTRIC	?

### Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
HDMI_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
HDMI	*	=3x_DIELECTRIC	?	HDMI	TOP,BOTTOM	=4x_DIELECTRIC	?

DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.  
 DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.  
 MAX LENGTH OF DISPLAYPORT/TMDS TRACES: 13 INCHES.  
 SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

### GDDR5 FB A Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	NET_NAME	73 75
FB_A0_CLK	GDDR5_80D	GDDR5_CLK		FB A0 CLK P	73 75
FB_A0_CLK	GDDR5_80D	GDDR5_CLK		FB A0 CLK N	73 75
FB_A1_CLK	GDDR5_80D	GDDR5_CLK		FB A1 CLK P	73 75
FB_A1_CLK	GDDR5_80D	GDDR5_CLK		FB A1 CLK N	73 75
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD		FB A0 A<8...0>	73 75
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD		FB A1 A<8...0>	73 75
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD		FB A0 ABI L	73 75
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD		FB A1 ABI L	73 75
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD		FB A0 RAS L	73 75
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD		FB A1 RAS L	73 75
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD		FB A0 CAS L	73 75
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD		FB A1 CAS L	73 75
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD		FB A0 WE L	73 75
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD		FB A1 WE L	73 75
FB_A0_CMD_R	GDDR5_45SE	GDDR5_CMD		FB A0 CKE L	73 75
FB_A1_CMD_R	GDDR5_45SE	GDDR5_CMD		FB A1 CKE L	73 75
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD		FB A0 CS L	73 75
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD		FB A1 CS L	73 75
FB_A0_EDC0	GDDR5_45SE	GDDR5_EDC		FB A0 EDC<0>	73 75
FB_A0_EDC1	GDDR5_45SE	GDDR5_EDC		FB A0 EDC<1>	73 75
FB_A0_EDC2	GDDR5_45SE	GDDR5_EDC		FB A0 EDC<2>	73 75
FB_A0_EDC3	GDDR5_45SE	GDDR5_EDC		FB A0 EDC<3>	73 75
FB_A1_EDC0	GDDR5_45SE	GDDR5_EDC		FB A1 EDC<0>	73 75
FB_A1_EDC1	GDDR5_45SE	GDDR5_EDC		FB A1 EDC<1>	73 75
FB_A1_EDC2	GDDR5_45SE	GDDR5_EDC		FB A1 EDC<2>	73 75
FB_A1_EDC3	GDDR5_45SE	GDDR5_EDC		FB A1 EDC<3>	73 75
FB_A0_DBI_I0	GDDR5_45SE	GDDR5_DATA		FB A0 DBI L<0>	73 75
FB_A0_DBI_I1	GDDR5_45SE	GDDR5_DATA		FB A0 DBI L<1>	73 75
FB_A0_DBI_I2	GDDR5_45SE	GDDR5_DATA		FB A0 DBI L<2>	73 75
FB_A0_DBI_I3	GDDR5_45SE	GDDR5_DATA		FB A0 DBI L<3>	73 75
FB_A1_DBI_I0	GDDR5_45SE	GDDR5_DATA		FB A1 DBI L<0>	73 75
FB_A1_DBI_I1	GDDR5_45SE	GDDR5_DATA		FB A1 DBI L<1>	73 75
FB_A1_DBI_I2	GDDR5_45SE	GDDR5_DATA		FB A1 DBI L<2>	73 75
FB_A1_DBI_I3	GDDR5_45SE	GDDR5_DATA		FB A1 DBI L<3>	73 75
FB_A0_WCLK0	GDDR5_80D	GDDR5_CMD		FB A0 WCLK P<0>	73 75
FB_A0_WCLK1	GDDR5_80D	GDDR5_CMD		FB A0 WCLK P<1>	73 75
FB_A1_WCLK0	GDDR5_80D	GDDR5_CMD		FB A1 WCLK P<0>	73 75
FB_A1_WCLK1	GDDR5_80D	GDDR5_CMD		FB A1 WCLK P<1>	73 75
FB_A0_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA		FB A0 DQ<7...0>	73 75
FB_A0_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA		FB A0 DQ<15...8>	73 75
FB_A0_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA		FB A0 DQ<23...16>	73 75
FB_A0_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA		FB A0 DQ<31...24>	73 75
FB_A1_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA		FB A1 DQ<7...0>	73 75
FB_A1_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA		FB A1 DQ<15...8>	73 75
FB_A1_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA		FB A1 DQ<23...16>	73 75
FB_A1_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA		FB A1 DQ<31...24>	73 75
FB_A0_CMD_R	GDDR5_45SE	GDDR5_CMD		FB A0 RESET L	73 75
FB_A1_CMD_R	GDDR5_45SE	GDDR5_CMD		FB A1 RESET L	73 75

### GDDR5 FB B Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	NET_NAME	73 76
FB_B0_CLK	GDDR5_80D	GDDR5_CLK		FB B0 CLK P	73 76
FB_B0_CLK	GDDR5_80D	GDDR5_CLK		FB B0 CLK N	73 76
FB_B1_CLK	GDDR5_80D	GDDR5_CLK		FB B1 CLK P	73 76
FB_B1_CLK	GDDR5_80D	GDDR5_CLK		FB B1 CLK N	73 76
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD		FB B0 A<8...0>	73 76
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD		FB B1 A<8...0>	73 76
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD		FB B0 ABI L	73 76
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD		FB B1 ABI L	73 76
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD		FB B0 RAS L	73 76
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD		FB B1 RAS L	73 76
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD		FB B0 CAS L	73 76
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD		FB B1 CAS L	73 76
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD		FB B0 WE L	73 76
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD		FB B1 WE L	73 76
FB_B0_CMD_R	GDDR5_45SE	GDDR5_CMD		FB B0 CKE L	73 76
FB_B1_CMD_R	GDDR5_45SE	GDDR5_CMD		FB B1 CKE L	73 76
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD		FB B0 CS L	73 76
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD		FB B1 CS L	73 76
FB_B0_EDC0	GDDR5_45SE	GDDR5_EDC		FB B0 EDC<0>	73 76
FB_B0_EDC1	GDDR5_45SE	GDDR5_EDC		FB B0 EDC<1>	73 76
FB_B0_EDC2	GDDR5_45SE	GDDR5_EDC		FB B0 EDC<2>	73 76
FB_B0_EDC3	GDDR5_45SE	GDDR5_EDC		FB B0 EDC<3>	73 76
FB_B1_EDC0	GDDR5_45SE	GDDR5_EDC		FB B1 EDC<0>	73 76
FB_B1_EDC1	GDDR5_45SE	GDDR5_EDC		FB B1 EDC<1>	73 76
FB_B1_EDC2	GDDR5_45SE	GDDR5_EDC		FB B1 EDC<2>	73 76
FB_B1_EDC3	GDDR5_45SE	GDDR5_EDC		FB B1 EDC<3>	73 76
FB_B0_DBI_I0	GDDR5_45SE	GDDR5_DATA		FB B0 DBI L<0>	73 76
FB_B0_DBI_I1	GDDR5_45SE	GDDR5_DATA		FB B0 DBI L<1>	73 76
FB_B0_DBI_I2	GDDR5_45SE	GDDR5_DATA		FB B0 DBI L<2>	73 76
FB_B0_DBI_I3	GDDR5_45SE	GDDR5_DATA		FB B0 DBI L<3>	73 76
FB_B1_DBI_I0	GDDR5_45SE	GDDR5_DATA		FB B1 DBI L<0>	73 76
FB_B1_DBI_I1	GDDR5_45SE	GDDR5_DATA		FB B1 DBI L<1>	73 76
FB_B1_DBI_I2	GDDR5_45SE	GDDR5_DATA		FB B1 DBI L<2>	73 76
FB_B1_DBI_I3	GDDR5_45SE	GDDR5_DATA		FB B1 DBI L<3>	73 76
FB_B0_WCLK0	GDDR5_80D	GDDR5_CMD		FB B0 WCLK P<0>	73 76
FB_B0_WCLK1	GDDR5_80D	GDDR5_CMD		FB B0 WCLK P<1>	73 76
FB_B1_WCLK0	GDDR5_80D	GDDR5_CMD		FB B1 WCLK P<0>	73 76
FB_B1_WCLK1	GDDR5_80D	GDDR5_CMD		FB B1 WCLK P<1>	73 76
FB_B0_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA		FB B0 DQ<7...0>	73 76
FB_B0_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA		FB B0 DQ<15...8>	73 76
FB_B0_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA		FB B0 DQ<23...16>	73 76
FB_B0_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA		FB B0 DQ<31...24>	73 76
FB_B1_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA		FB B1 DQ<7...0>	73 76
FB_B1_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA		FB B1 DQ<15...8>	73 76
FB_B1_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA		FB B1 DQ<23...16>	73 76
FB_B1_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA		FB B1 DQ<31...24>	73 76
FB_B0_CMD_R	GDDR5_45SE	GDDR5_CMD		FB B0 RESET L	73 76
FB_B1_CMD_R	GDDR5_45SE	GDDR5_CMD		FB B1 RESET L	73 76

### MUXGFX & DP AUX MUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	NET_NAME	81 82
DP_INT_ML	DP_85D	DISPLAYPORT		DP INT ML C P<3...0>	81 82
DP_INT_ML	DP_85D	DISPLAYPORT		DP INT ML C N<3...0>	81 82
DP_INT_AUX_C	DP_85D	DISPLAYPORT		DP INT AUX C P	81 82
DP_INT_AUX_C	DP_85D	DISPLAYPORT		DP INT AUX C N	81 82
DP_INT_AUX_P	DP_85D	DISPLAYPORT		DP INT AUX P	7 81
DP_INT_AUX_N	DP_85D	DISPLAYPORT		DP INT AUX N	7 81
DP_INT_EG_AUX_P	DP_85D	DISPLAYPORT		DP INT EG AUX P	77 82
DP_INT_EG_AUX_N	DP_85D	DISPLAYPORT		DP INT EG AUX N	77 82
DP_INT_ML_F	DP_85D	DISPLAYPORT		DP INT ML F P<3...0>	7 81
DP_INT_ML_F	DP_85D	DISPLAYPORT		DP INT ML F N<3...0>	81
DP_INT_EG_ML_P	DP_85D	DISPLAYPORT		DP INT EG ML P<3...0>	77 82
DP_INT_EG_ML_N	DP_85D	DISPLAYPORT		DP INT EG ML N<3...0>	77 82
DPA_IG_AUX_CH_P	DP_85D	DISPLAYPORT		DPA IG AUX CH P	18 83
DPA_IG_AUX_CH_N	DP_85D	DISPLAYPORT		DPA IG AUX CH N	18 83
DPB_IG_AUX_CH_P	DP_85D	DISPLAYPORT		DPB IG AUX CH P	18 83
DPB_IG_AUX_CH_N	DP_85D	DISPLAYPORT		DPB IG AUX CH N	18 83
DP_TBSTNK0_EG_AUXCH_P	DP_85D	DISPLAYPORT		DP TBSTNK0 EG AUXCH P	77 83
DP_TBSTNK0_EG_AUXCH_N	DP_85D	DISPLAYPORT		DP TBSTNK0 EG AUXCH N	77 83
DP_TBSTNK1_EG_AUXCH_P	DP_85D	DISPLAYPORT		DP TBSTNK1 EG AUXCH P	77 83
DP_TBSTNK1_EG_AUXCH_N	DP_85D	DISPLAYPORT		DP TBSTNK1 EG AUXCH N	77 83
DP_TBSTNK0_AUXCH_C_P	DP_85D	DISPLAYPORT		DP TBSTNK0 AUXCH C P	7 35 83
DP_TBSTNK0_AUXCH_C_N	DP_85D	DISPLAYPORT		DP TBSTNK0 AUXCH C N	7 35 83
DP_TBSTNK1_AUXCH_C_P	DP_85D	DISPLAYPORT		DP TBSTNK1 AUXCH C P	7 35 83
DP_TBSTNK1_AUXCH_C_N	DP_85D	DISPLAYPORT		DP TBSTNK1 AUXCH C N	7 35 83
DP_TBSTNK0_ML_C_P<3...0>	DP_85D	DISPLAYPORT		DP TBSTNK0 ML C P<3...0>	7 35 77
DP_TBSTNK0_ML_C_N<3...0>	DP_85D	DISPLAYPORT		DP TBSTNK0 ML C N<3...0>	7 35 77
DP_TBSTNK1_ML_C_P<3...0>	DP_85D	DISPLAYPORT		DP TBSTNK1 ML C P<3...0>	7 35 77
DP_TBSTNK1_ML_C_N<3...0>	DP_85D	DISPLAYPORT		DP TBSTNK1 ML C N<3...0>	7 35 77
DP_TBSTNK0_AUXCH_P	DP_85D	DISPLAYPORT		DP TBSTNK0 AUXCH P	7 35
DP_TBSTNK0_AUXCH_N	DP_85D	DISPLAYPORT		DP TBSTNK0 AUXCH N	7 35
DP_TBSTNK1_AUXCH_P	DP_85D	DISPLAYPORT		DP TBSTNK1 AUXCH P	7 35
DP_TBSTNK1_AUXCH_N	DP_85D	DISPLAYPORT		DP TBSTNK1 AUXCH N	7 35
DP_TBSTNK0_ML_P<3...0>	DP_85D	DISPLAYPORT		DP TBSTNK0 ML P<3...0>	7 35
DP_TBSTNK0_ML_N<3...0>	DP_85D	DISPLAYPORT		DP TBSTNK0 ML N<3...0>	7 35
DP_TBSTNK1_ML_P<3...0>	DP_85D	DISPLAYPORT		DP TBSTNK1 ML P<3...0>	7 35
DP_TBSTNK1_ML_N<3...0>	DP_85D	DISPLAYPORT		DP TBSTNK1 ML N<3...0>	7 35

### Kepler Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	NET_NAME	77 78
GPU_OSC_27M_XTALIN	CLK_SLOW_55G	CLK_SLOW		GPU OSC 27M XTALIN	77 78
GPU_OSC_27M_XTALOUT	CLK_SLOW_55G	CLK_SLOW		GPU OSC 27M XTALOUT	77 78
GPU_OSC_27M_XTAL_BUFFEROUT	CLK_SLOW_55G	CLK_SLOW		GPU OSC 27M XTAL_BUFFEROUT	77 78
GPU_OSC_27M_S5IN	CLK_SLOW_55G	CLK_SLOW		GPU OSC 27M S5IN	77
PEX_TSTCLK_O_P	111 DIFFPAIR			PEX TSTCLK O P	71 92
PEX_TSTCLK_O_N	111 DIFFPAIR			PEX TSTCLK O N	71 92
HDMI_EG_DATA_C_P<2...0>	HDMI_90D	HDMI		HDMI EG DATA C P<2...0>	7 38 77
HDMI_EG_DATA_C_N<2...0>	HDMI_90D	HDMI		HDMI EG DATA C N<2...0>	7 38 77
HDMI_EG_CLK_C_P	HDMI_90D	HDMI		HDMI EG CLK C P	7 38 77
HDMI_EG_CLK_C_N	HDMI_90D	HDMI		HDMI EG CLK C N	7 38 77

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012  
PAGE TITLE

### GPU (Kepler) CONSTRAINTS

Apple Inc.  
DRAWING NUMBER: 051-9589 SIZE: D  
REVISION: 4.18.0  
NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BRANCH:  
PAGE: 107 OF 132  
SHEET: 95 OF 99

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_L701_555	*	+11_DIFFPAIR	+55_OHM_SR	+55_OHM_SR	+55_OHM_SR	+11_DIFFPAIR	+11_DIFFPAIR
THERM_L701_555	*	+11_DIFFPAIR	+55_OHM_SR	+55_OHM_SR	+55_OHM_SR	+11_DIFFPAIR	+11_DIFFPAIR
DIFFPAIR	*	+11_DIFFPAIR	+55_OHM_SR	+55_OHM_SR	+55_OHM_SR	+11_DIFFPAIR	+11_DIFFPAIR
AUDIO000FF	*	+11_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
THERM_555_CP01MVINSEL	*	+11_DIFFPAIR	+55_OHM_SR	+55_OHM_SR	+55_OHM_SR	0.2 MM	0.2 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	+211_SPACING	?
THERM	*	+211_SPACING	?
AUDIO0	*	+211_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P20M
CPU_VCCSENSE	GND	*	GND_P20M

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	+STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P20M
PCIe	GND	*	GND_P20M
SATA	GND	*	GND_P20M
USB	GND	*	GND_P20M
CLK_PCIE	SR_POWER	*	PWR_P20M
SATA	SR_POWER	*	PWR_P20M
USB	SR_POWER	*	PWR_P20M

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20M	*	0.20 MM	1000
PWR_P20M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_CLK	*	GND_P20M
GND	MEM_CMD	*	GND_P20M
GND	MEM_TTL	*	GND_P20M
GND	MEM*_DO*_RTT*	*	GND_P20M
GND	MEM_DQS	*	GND_P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_72D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_37S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_85D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
PCIe_85D	*	OVERWRITE	OVERWRITE	0.09 MM	10 MM	OVERWRITE	OVERWRITE
USB_85D	TOP	OVERWRITE	OVERWRITE	0.1 MM	500 MIL	OVERWRITE	OVERWRITE
CPU_27F4S	BOTTOM	OVERWRITE	OVERWRITE	0.23 MM	100 MIL	OVERWRITE	OVERWRITE

### Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_95D	BGA	100_DIFF_BGA
CLK_PCIE_95D	BGA	100_DIFF_BGA

### Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

### D2 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
CPUTHMNS D2 P			
CPUTHMNS D2 N			
DDR3THMNS D1 P			
DDR3THMNS D1 N			
CPUTHMNS D P			
CPUTHMNS D N			
GPU_TDIODE_P			
GPU_TDIODE_N			
VCCSASD_CS_P			
VCCSASD_CS_N			
VCCSAISNS_R_P			
VCCSAISNS_R_N			
ISNS_IV5_MEM_R_P			
ISNS_IV5_MEM_R_N			
CPUVCCIOS0_CS_P			
CPUVCCIOS0_CS_N			
CPUVCCIOSNS_R_P			
CPUVCCIOSNS_R_N			
GPUISNS_N			
GPUISNS_P			
ISNS_IV5_MEM_N			
ISNS_IV5_MEM_P			
ISNS_AIRPORT_N			
ISNS_AIRPORT_P			
ISNS_AIRPORT_N			
ISNS_AIRPORT_P			
ISNS_AIRPORT_R_N			
ISNS_AIRPORT_R_P			
ISNS_LCDRELT_N			
ISNS_LCDRELT_P			
GPUFS_CS_P			
GPUFS_CS_N			
ISNS_PP1V0_S0GPU_R_P			
ISNS_PP1V0_S0GPU_R_N			
ISNS_PP1V0_S0GPU_P			
ISNS_PP1V0_S0GPU_N			
ISNS_PP1V0_S0GPU_R_P			
ISNS_PP1V0_S0GPU_R_N			
PIV05_GPU_CS_P			
PIV05_GPU_CS_N			
ISNS_PP1V0_S0GPU_R_P			
ISNS_PP1V0_S0GPU_R_N			
CPUMVP_ISNSIG_P			
CPUMVP_ISNSIG_N			
CPUMVP_ISNSIG_R_P			
CPUMVP_ISNSIG_R_N			
ISNS_HS_OTHER_P			
ISNS_HS_OTHER_N			
ISNS_HS_GPU_P			
ISNS_HS_GPU_N			
ISNS_HS_COMPUTING_P			
ISNS_HS_COMPUTING_N			
CPUMVP_ISNS_P			
CPUMVP_ISNS_N			
ADC1_VSENSE_P			
ADC1_VSENSE_N			
ADC2_VSENSE_P			
ADC2_VSENSE_N			
ADC2_ISENSE_P			
ADC2_ISENSE_N			
ADC2_ISENSE_P			
ADC2_ISENSE_N			
ADC2_ISENSE_P			
ADC2_ISENSE_N			
SPKR_R_SENSE_P			
SPKR_R_SENSE_N			
SPKR_L_SENSE_P			
SPKR_L_SENSE_N			
AUD_LO1_L_P			
AUD_LO1_L_N			
AUD_LO1_R_P			
AUD_LO1_R_N			
AUD_LO2_L_P			
AUD_LO2_L_N			
AUD_LO2_R_P			
AUD_LO2_R_N			
AUD_MIC_INL_P			
AUD_MIC_INL_N			
AUD_SPERAMP_LIN_P			
AUD_SPERAMP_LIN_N			
AUD_SPERAMP_RIN_P			
AUD_SPERAMP_RIN_N			
AUD_SPERAMP_LSUBIN_P			
AUD_SPERAMP_LSUBIN_N			
AUD_SPERAMP_RSUBIN_P			
AUD_SPERAMP_RSUBIN_N			
LSPKR_INTIV_RSENSE_P			
LSPKR_INTIV_RSENSE_N			
RSPKR_INTIV_RSENSE_P			
RSPKR_INTIV_RSENSE_N			
LSPKR_INTIV_P			
LSPKR_INTIV_N			
RSPKR_INTIV_P			
RSPKR_INTIV_N			
ISNS_TBT_N			
ISNS_TBT_P			
ISNS_TBT_R_N			
ISNS_TBT_R_P			

### D2 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
PCIe_CLK100M_AP	CLK_PCIE_95D	CLK_PCIE	
PCIe_CLK100M_AP_CONN_P	CLK_PCIE_95D	CLK_PCIE	
PCIe_CLK100M_AP_CONN_N	CLK_PCIE_95D	CLK_PCIE	
CHGR_CS1_R_P	LV01_DIFFPAIR	LV01_DIFFPAIR	
CHGR_CS1_R_N	LV01_DIFFPAIR	LV01_DIFFPAIR	
CHGR_CS0_R_P	LV01_DIFFPAIR	LV01_DIFFPAIR	
CHGR_CS0_R_N	LV01_DIFFPAIR	LV01_DIFFPAIR	
USB2_EXTA_MIXED_P	USB_85D	USB_85D	
USB2_EXTA_MIXED_N	USB_85D	USB_85D	
USB2_LTI_P	USB_85D	USB_85D	
USB2_LTI_N	USB_85D	USB_85D	
CONN_USB2_ST_P	CONN_USB2_ST_P	CONN_USB2_ST_P	
CONN_USB2_ST_N	CONN_USB2_ST_P	CONN_USB2_ST_P	
USB_LT2_P	USB_85D	USB_85D	
USB_LT2_N	USB_85D	USB_85D	
SPKRAMP_LIN_P	AUDIO000FF	AUDIO000FF	
SPKRAMP_LIN_N	AUDIO000FF	AUDIO000FF	
SPKRAMP_RIN_P	AUDIO000FF	AUDIO000FF	
SPKRAMP_RIN_N	AUDIO000FF	AUDIO000FF	
SSM2375SL_P	AUDIO000FF	AUDIO000FF	
SSM2375SL_N	AUDIO000FF	AUDIO000FF	
SSM2375SR_P	AUDIO000FF	AUDIO000FF	
SSM2375SR_N	AUDIO000FF	AUDIO000FF	
SPKRCONN_SL_OUT_P_R	AUDIO000FF	AUDIO000FF	
SPKRCONN_SL_OUT_N_R	AUDIO000FF	AUDIO000FF	
SPKRCONN_SL_OUT_P	AUDIO000FF	AUDIO000FF	
SPKRCONN_SL_OUT_N	AUDIO000FF	AUDIO000FF	
LSPKR_VSENSE_FILT_P	AUDIO000FF	AUDIO000FF	
LSPKR_VSENSE_FILT_N	AUDIO000FF	AUDIO000FF	
RSPKR_VSENSE_FILT_P	AUDIO000FF	AUDIO000FF	
RSPKR_VSENSE_FILT_N	AUDIO000FF	AUDIO000FF	
SPKRCONN_SR_OUT_P_R	AUDIO000FF	AUDIO000FF	
SPKRCONN_SR_OUT_N_R	AUDIO000FF	AUDIO000FF	
SPKRCONN_SR_OUT_P	AUDIO000FF	AUDIO000FF	
SPKRCONN_SR_OUT_N	AUDIO000FF	AUDIO000FF	
SPKRCONN_I_OUT_P	AUDIO000FF	AUDIO000FF	
SPKRCONN_I_OUT_N	AUDIO000FF	AUDIO000FF	
SPKRCONN_R_OUT_P	AUDIO000FF	AUDIO000FF	
SPKRCONN_R_OUT_N	AUDIO000FF	AUDIO000FF	
SPKRCONN_S_OUT_P	AUDIO000FF	AUDIO000FF	
SPKRCONN_S_OUT_N	AUDIO000FF	AUDIO000FF	
LSPKR_ISENSE_FILT_P	AUDIO000FF	AUDIO000FF	
LSPKR_ISENSE_FILT_N	AUDIO000FF	AUDIO000FF	
RSPKR_ISENSE_FILT_P	AUDIO000FF	AUDIO000FF	
RSPKR_ISENSE_FILT_N	AUDIO000FF	AUDIO000FF	
RSUBIN_P	AUDIO000FF	AUDIO000FF	
RSUBIN_N	AUDIO000FF	AUDIO000FF	
LSUBIN_P	AUDIO000FF	AUDIO000FF	
LSUBIN_N	AUDIO000FF	AUDIO000FF	
SSM4321SR_P	AUDIO000FF	AUDIO000FF	
SSM4321SR_N	AUDIO000FF	AUDIO000FF	
SSM4321SL_P	AUDIO000FF	AUDIO000FF	
SSM4321SL_N	AUDIO000FF	AUDIO000FF	
LSPKR_VSENSE_IN_P	AUDIO000FF	AUDIO000FF	
LSPKR_VSENSE_IN_N	AUDIO000FF	AUDIO000FF	
RSPKR_VSENSE_IN_P	AUDIO000FF	AUDIO000FF	
RSPKR_VSENSE_IN_N	AUDIO000FF	AUDIO000FF	
LSPKR_ISENSE_RDIVIDE_P	AUDIO000FF	AUDIO000FF	
LSPKR_ISENSE_RDIVIDE_N	AUDIO000FF	AUDIO000FF	
RSPKR_ISENSE_RDIVIDE_P	AUDIO000FF	AUDIO000FF	
RSPKR_ISENSE_RDIVIDE_N	AUDIO000FF	AUDIO000FF	
LSPKR_VSENSE_RDIVIDE_P	AUDIO000FF	AUDIO000FF	
LSPKR_VSENSE_RDIVIDE_N	AUDIO000FF	AUDIO000FF	
RSPKR_VSENSE_RDIVIDE_P	AUDIO000FF	AUDIO000FF	
RSPKR_VSENSE_RDIVIDE_N	AUDIO000FF	AUDIO000FF	
USB_TPAD_R_P	USB_85D	USB_85D	
USB_TPAD_R_N	USB_85D	USB_85D	
PP1V3_05	SR_POWER	SR_POWER	
PP1V3_SR	SR_POWER	SR_POWER	
PP1V5_SERR0_CPUPWR	SR_POWER	SR_POWER	
GND	GND	GND	

SYNC MASTER=D2\_CLEAN SYNC DATE=03/15/2012

Project Specific Constraints

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 108 OF 132 SHEET: 96 OF 99



15" MBP BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MILS OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
50_OHM_SE	*	Y	0.070 MM	0.070 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.105 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP,BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.120 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.190 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.124 MM	0.124 MM		0.200 MM	0.200 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.124 MM	0.124 MM		0.200 MM	0.200 MM
72_OHM_DIFF	TOP,BOTTOM	Y	0.140 MM	0.140 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.096 MM	0.096 MM		0.126 MM	0.126 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.096 MM	0.096 MM		0.126 MM	0.126 MM
80_OHM_DIFF	TOP,BOTTOM	Y	0.120 MM	0.120 MM		0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.089 MM	0.089 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.180 MM	0.180 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.110 MM	0.110 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.081 MM	0.081 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.099 MM	0.090 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.079 MM	0.079 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100\_DIFF\_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
P072_SPACE	*	0.071 MM	?


15" MBP Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
AD01	AD01	AD01_ISENSE_P	
AD01	AD01	AD01_ISENSE_N	
CPUMV6	CPUMV6	CPUMV6_I2S0_P	46 65 66
CPUMV6	CPUMV6	CPUMV6_I2S0_N	46 66
CPUMV6	CPUMV6	CPUMV6_I2S20_P	46 66
CPUMV6	CPUMV6	CPUMV6_I2S20_N	46 66
CPUMV6	CPUMV6	CPUMV6_I2S02_P	46 65 66
CPUMV6	CPUMV6	CPUMV6_I2S02_N	46 66
CPUMV6	CPUMV6	CPUMV6_I2S03_P	46 65 66
CPUMV6	CPUMV6	CPUMV6_I2S03_N	46 66
CPUMV6	CPUMV6	CPUMV6_I2S04_P	46
CPUMV6	CPUMV6	CPUMV6_I2S04_N	46
CPUMV6	CPUMV6	CPUMV6_I2S05_P	46
CPUMV6	CPUMV6	CPUMV6_I2S05_N	46
CPUMV6	CPUMV6	CPUMV6_I2S06_P	46
CPUMV6	CPUMV6	CPUMV6_I2S06_N	46
CPUMV6	CPUMV6	CPUMV6_I2S07_P	46
CPUMV6	CPUMV6	CPUMV6_I2S07_N	46
CPUMV6	CPUMV6	CPUMV6_I2S08_P	46
CPUMV6	CPUMV6	CPUMV6_I2S08_N	46
CPUMV6	CPUMV6	CPUMV6_I2S09_P	46
CPUMV6	CPUMV6	CPUMV6_I2S09_N	46
CPUMV6	CPUMV6	CPUMV6_I2S10_P	46
CPUMV6	CPUMV6	CPUMV6_I2S10_N	46
CPUMV6	CPUMV6	CPUMV6_I2S11_P	46
CPUMV6	CPUMV6	CPUMV6_I2S11_N	46
CPUMV6	CPUMV6	CPUMV6_I2S12_P	46
CPUMV6	CPUMV6	CPUMV6_I2S12_N	46
CPUMV6	CPUMV6	CPUMV6_I2S13_P	46
CPUMV6	CPUMV6	CPUMV6_I2S13_N	46
CPUMV6	CPUMV6	CPUMV6_I2S14_P	46
CPUMV6	CPUMV6	CPUMV6_I2S14_N	46
CPUMV6	CPUMV6	CPUMV6_I2S15_P	46
CPUMV6	CPUMV6	CPUMV6_I2S15_N	46
CPUMV6	CPUMV6	CPUMV6_I2S16_P	46
CPUMV6	CPUMV6	CPUMV6_I2S16_N	46
CPUMV6	CPUMV6	CPUMV6_I2S17_P	46
CPUMV6	CPUMV6	CPUMV6_I2S17_N	46
CPUMV6	CPUMV6	CPUMV6_I2S18_P	46
CPUMV6	CPUMV6	CPUMV6_I2S18_N	46
CPUMV6	CPUMV6	CPUMV6_I2S19_P	46
CPUMV6	CPUMV6	CPUMV6_I2S19_N	46
CPUMV6	CPUMV6	CPUMV6_I2S20_P	46
CPUMV6	CPUMV6	CPUMV6_I2S20_N	46
CPUMV6	CPUMV6	CPUMV6_I2S21_P	46
CPUMV6	CPUMV6	CPUMV6_I2S21_N	46
CPUMV6	CPUMV6	CPUMV6_I2S22_P	46
CPUMV6	CPUMV6	CPUMV6_I2S22_N	46
CPUMV6	CPUMV6	CPUMV6_I2S23_P	46
CPUMV6	CPUMV6	CPUMV6_I2S23_N	46
CPUMV6	CPUMV6	CPUMV6_I2S24_P	46
CPUMV6	CPUMV6	CPUMV6_I2S24_N	46
CPUMV6	CPUMV6	CPUMV6_I2S25_P	46
CPUMV6	CPUMV6	CPUMV6_I2S25_N	46
CPUMV6	CPUMV6	CPUMV6_I2S26_P	46
CPUMV6	CPUMV6	CPUMV6_I2S26_N	46
CPUMV6	CPUMV6	CPUMV6_I2S27_P	46
CPUMV6	CPUMV6	CPUMV6_I2S27_N	46
CPUMV6	CPUMV6	CPUMV6_I2S28_P	46
CPUMV6	CPUMV6	CPUMV6_I2S28_N	46
CPUMV6	CPUMV6	CPUMV6_I2S29_P	46
CPUMV6	CPUMV6	CPUMV6_I2S29_N	46
CPUMV6	CPUMV6	CPUMV6_I2S30_P	46
CPUMV6	CPUMV6	CPUMV6_I2S30_N	46
CPUMV6	CPUMV6	CPUMV6_I2S31_P	46
CPUMV6	CPUMV6	CPUMV6_I2S31_N	46
CPUMV6	CPUMV6	CPUMV6_I2S32_P	46
CPUMV6	CPUMV6	CPUMV6_I2S32_N	46
CPUMV6	CPUMV6	CPUMV6_I2S33_P	46
CPUMV6	CPUMV6	CPUMV6_I2S33_N	46
CPUMV6	CPUMV6	CPUMV6_I2S34_P	46
CPUMV6	CPUMV6	CPUMV6_I2S34_N	46
CPUMV6	CPUMV6	CPUMV6_I2S35_P	46
CPUMV6	CPUMV6	CPUMV6_I2S35_N	46
CPUMV6	CPUMV6	CPUMV6_I2S36_P	46
CPUMV6	CPUMV6	CPUMV6_I2S36_N	46
CPUMV6	CPUMV6	CPUMV6_I2S37_P	46
CPUMV6	CPUMV6	CPUMV6_I2S37_N	46
CPUMV6	CPUMV6	CPUMV6_I2S38_P	46
CPUMV6	CPUMV6	CPUMV6_I2S38_N	46
CPUMV6	CPUMV6	CPUMV6_I2S39_P	46
CPUMV6	CPUMV6	CPUMV6_I2S39_N	46
CPUMV6	CPUMV6	CPUMV6_I2S40_P	46
CPUMV6	CPUMV6	CPUMV6_I2S40_N	46
CPUMV6	CPUMV6	CPUMV6_I2S41_P	46
CPUMV6	CPUMV6	CPUMV6_I2S41_N	46
CPUMV6	CPUMV6	CPUMV6_I2S42_P	46
CPUMV6	CPUMV6	CPUMV6_I2S42_N	46
CPUMV6	CPUMV6	CPUMV6_I2S43_P	46
CPUMV6	CPUMV6	CPUMV6_I2S43_N	46
CPUMV6	CPUMV6	CPUMV6_I2S44_P	46
CPUMV6	CPUMV6	CPUMV6_I2S44_N	46
CPUMV6	CPUMV6	CPUMV6_I2S45_P	46
CPUMV6	CPUMV6	CPUMV6_I2S45_N	46
CPUMV6	CPUMV6	CPUMV6_I2S46_P	46
CPUMV6	CPUMV6	CPUMV6_I2S46_N	46
CPUMV6	CPUMV6	CPUMV6_I2S47_P	46
CPUMV6	CPUMV6	CPUMV6_I2S47_N	46
CPUMV6	CPUMV6	CPUMV6_I2S48_P	46
CPUMV6	CPUMV6	CPUMV6_I2S48_N	46
CPUMV6	CPUMV6	CPUMV6_I2S49_P	46
CPUMV6	CPUMV6	CPUMV6_I2S49_N	46
CPUMV6	CPUMV6	CPUMV6_I2S50_P	46
CPUMV6	CPUMV6	CPUMV6_I2S50_N	46
CPUMV6	CPUMV6	CPUMV6_I2S51_P	46
CPUMV6	CPUMV6	CPUMV6_I2S51_N	46
CPUMV6	CPUMV6	CPUMV6_I2S52_P	46
CPUMV6	CPUMV6	CPUMV6_I2S52_N	46
CPUMV6	CPUMV6	CPUMV6_I2S53_P	46
CPUMV6	CPUMV6	CPUMV6_I2S53_N	46
CPUMV6	CPUMV6	CPUMV6_I2S54_P	46
CPUMV6	CPUMV6	CPUMV6_I2S54_N	46
CPUMV6	CPUMV6	CPUMV6_I2S55_P	46
CPUMV6	CPUMV6	CPUMV6_I2S55_N	46
CPUMV6	CPUMV6	CPUMV6_I2S56_P	46
CPUMV6	CPUMV6	CPUMV6_I2S56_N	46
CPUMV6	CPUMV6	CPUMV6_I2S57_P	46
CPUMV6	CPUMV6	CPUMV6_I2S57_N	46
CPUMV6	CPUMV6	CPUMV6_I2S58_P	46
CPUMV6	CPUMV6	CPUMV6_I2S58_N	46
CPUMV6	CPUMV6	CPUMV6_I2S59_P	46
CPUMV6	CPUMV6	CPUMV6_I2S59_N	46
CPUMV6	CPUMV6	CPUMV6_I2S60_P	46
CPUMV6	CPUMV6	CPUMV6_I2S60_N	46
CPUMV6	CPUMV6	CPUMV6_I2S61_P	46
CPUMV6	CPUMV6	CPUMV6_I2S61_N	46
CPUMV6	CPUMV6	CPUMV6_I2S62_P	46
CPUMV6	CPUMV6	CPUMV6_I2S62_N	46
CPUMV6	CPUMV6	CPUMV6_I2S63_P	46
CPUMV6	CPUMV6	CPUMV6_I2S63_N	46
CPUMV6	CPUMV6	CPUMV6_I2S64_P	46
CPUMV6	CPUMV6	CPUMV6_I2S64_N	46
CPUMV6	CPUMV6	CPUMV6_I2S65_P	46
CPUMV6	CPUMV6	CPUMV6_I2S65_N	46
CPUMV6	CPUMV6	CPUMV6_I2S66_P	46
CPUMV6	CPUMV6	CPUMV6_I2S66_N	46
CPUMV6	CPUMV6	CPUMV6_I2S67_P	46
CPUMV6	CPUMV6	CPUMV6_I2S67_N	46
CPUMV6	CPUMV6	CPUMV6_I2S68_P	46
CPUMV6	CPUMV6	CPUMV6_I2S68_N	46
CPUMV6	CPUMV6	CPUMV6_I2S	



GPU 1.0V CURRENT SENSE



CPU DDR CURRENT SENSE




LCD PANEL CURRENT SENSE




SYNC MASTER=0000 SYNC DATE=13/05/2013	
PAGE TITLE <b>DEBUG SENSORS AND ADC</b>	
DRAWING NUMBER <b>051-9589</b>	SIZE <b>D</b>
REVISION <b>4.18.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
BRANCH PAGE <b>130 OF 132</b>	SHEET <b>98 OF 99</b>


LCD BKLT Current Sense




TBT (T29) CURRENT SENSE




SSD CURRENT SENSE




GPU FB (1.35V/1.5V) CURRENT SENSE



X29 AIRPORT CURRENT SENSE




PCH VCORE CURRENT SENSE




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	4	RES, WTL, 100K, 1/16W, 0402, 0603, LF	0201, 0202, 0203		SENSOR_NONPROD:N

CPU VCCSA VOLTAGE SENSE



LCD BKLT Voltage Sense



SMC12 SENSORS EXTENDED

Apple Inc.

DRAWING NUMBER: 051-9589  
REVISION: 4.18.0  
PAGE: 132 OF 132  
SHEET: 99 OF 99

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

www.qdzbwx.com