

K36A MLB SCHEMATIC

REFERENCED FROM K36
02/15/2008

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
H		581757	PRODUCTION RELEASED		
				DATE	DATE
				04/15/08	

Page (.csa)	Contents	Sync	Date
1	Table of Contents	RX	09/05/2006
2	System Block Diagram	RX	05/11/2006
3	Power Block Diagram	MK	06/30/2005
4	CONFIGURATION OPTIONS	RX	07/18/2005
5	Revision History	RX	N/A
6	FUNC TEST 1 OF 2	RX	07/25/2005
7	Power Aliases	MK	06/15/2006
8	SIGNAL ALIAS /RESET	RX	07/17/2006
9	CPU FSB	RX	11/12/2006
10	CPU Power & Ground	RX	T9_MLB_NOME
11	CPU Decoupling & VID	RX	MSARWAR
12	CPU ITP700FLEX DEBUG	ES	MASTER
13	NB CPU Interface	ES	T9_MLB
14	NB PEG / Video Interfaces	ES	T9_MLB
15	NB Misc Interfaces	ES	T9_MLB
16	NB DDR2 Interfaces	ES	T9_MLB
17	NB Power 1	ES	T9_MLB
18	NB Power 2	ES	T9_MLB
19	NB Grounds	ES	T9_MLB
20	NB Standard Decoupling	ES	WFERRY
21	NB Graphics Decoupling	ES	WFERRY
22	SB Enet, Disk, FSB, LPC	RX	T9_MLB
23	SB PCI, PCIe, DMI, USB	RX	T9_MLB
24	SB Pwr Mgt, GPIO, Clink	RX	T9_MLB
25	SB Power & Ground	RX	T9_MLB
26	SB Decoupling	RX	WFERRY
27	SB Misc	RX	NB
28	Clock (CK505)	DK	DSIMON
29	Clock Termination	DK	DSIMON-WF
30	DDR2 SO-DIMM Connector A	LD	MEMORY
31	DDR2 SO-DIMM Connector B	LD	MEMORY
32	Memory Active Termination	LD	MEMORY
33	AIRPORT CONNECTOR	LT	ENET
34	Ethernet (Yukon)	LT	USB
35	Yukon Power Control	LT	USB
36	ETHERNET CONNECTOR	LT	USB
37	FIREWIRE CONTROLLER	LT	ENET
38	FIREWIRE PORT	LT	GPU
39	PATA CONNECTOR	DK	GPU
40	SATA CONNECTOR	RX	GPU
41	USB EXTERNAL CONNECTORS	LT	USB
42	CONNECTOR MISC	LT	USB
43	IR CONTROLLER & BT INTERFACE	LT	USB
44	SMC	LD	T9_MLB
45	SMC SUPPORT	LD	GPU


Page (.csa)	Contents	Sync	Date
46	LPC+ Debug Connector	LD	WFERRY
47	SMBUS CONNECTIONS	LD	WFERRY
48	CPU Current & Voltage Sense	ES	GPU
49	TEMPERATURE SENSE	ES	GPU
50	Fan	LD	ENET
51	SMS	MK	SMC
52	SPI ROMs	RX	WFERRY
53	AUDIO: CODEC	RX	M70AUDIO
54	AUDIO: SPEAKER AMP	RX	M70AUDIO
55	AUDIO: JACK	RX	M70AUDIO
56	AUDIO: JACK TRANSLATORS	RX	M70AUDIO
57	DC-In & Battery Connectors	RX	POWER
58	S0 FETS & Power Sequencing	MK	DSIMON-WF
59	IMVP6 CPU VCore Regulator	MK	POWER
60	Render VCore Supplies	MK	GPU
61	1.5V / 1.05V Supplies	MK	POWER
62	1.8V/0.9V Supplies	MK	POWER
63	5V/3.3V Supplies	MK	POWER
64	3.42V/1.25V Switcher	MK	ENET
65	S3 FET & S3/S5 Control	MK	DSIMON-WF
66	PBUS Supply/Battery Charger	MK	SMC
67	INVERTER, LVDS, TMSD	MK	GPU
68	EXTERNAL TMSD	ES	GRAPHIC
69	MINI-DVI CONNECTOR	ES	EUGENE
70	CPU/FSB Constraints	ES	WFERRY
71	NB Constraints	RX	WFERRY
72	Memory Constraints	ES	WFERRY
73	SB Constraints (1 of 2)	LD	WFERRY
74	SB Constraints (2 of 2)	RX	WFERRY
75	Clock Constraints	RX	WFERRY
76	FireWire & SMC Constraints	DK	WFERRY


K36A EE DRIS:

DK-DINESH KUMAR

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7559	1	SCHEM, MLB, K36A	SCH	CRITICAL	
820-2279	1	PCBF, MLB, K36	PCB	CRITICAL	


DIMENSIONS ARE IN MILLIMETERS		METRIC		APPLE INC.	
XX :	_____			NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____	DRAPTER	DESIGN CK		
X.XXX :	_____	ENG APPD	MFG APPD		
ANGLES :	_____	QA APPD	DESIGNER		
DO NOT SCALE DRAWING		RELEASE	SCALE	TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	SCHEM, MLB, K36A DRAWING NUMBER 051-7559 REV. H
SHT 1 OF 106					



System Block Diagram
 SYNC_MASTER=WFERRY-WF SYNC_DATE=05/11/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-7559	H
SCALE		SHT	OF
NONE		2	106

K36 POWER SYSTEM ARCHITECTURE



Power Block Diagram

SYNC_MASTER=POWER SYNC_DATE=06/30/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-7559	H
SCALE		SHT	OF
NONE		3	106

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

BOM OPTION

BOMOPTION	K36 GOOD 630-9104 PVT	K36 BETTER 630-9105 PVT	K36 BEST 630-9106 PVT	M70 GOOD 630-7935 CONCEPT
COMMON	V	V	V	V
ALTERNATE	V	V	V	V
ARB_ONLY				
K36	V	V	V	V
LPCPLUS				V
INVERTER_BUF	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	V
INVERTER_UNBUF	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	V
ITP				V
NO_REBOOT_MODE				
NBCFG_DMI_REVERSE				
NBCFG_DMI_X2				
NBCFG_DYN_ODT_DISABLE				
NBCFG_PEG_REVERSE				
NBCFG_SDVO_AND_PCIE				
GOOD	V			V
BETTER		V		
BEST			V	
K36_PGM	V	V	V	V
YUKON_EC				V
YUKON_ULTRA	V	V	V	V
NORMAL	V	V		V
FANCY			V	
STANDOFF	V	V	V	V
ODD_PWR_CORE	V	V	V	V
ODD_PWR_RESUME				
ISL6126	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	
ISL6130	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	V

BOARD STACK-UP AND CONSTRUCTION

Top	SIGNAL
2	GROUND
3	SIGNAL(High Speed)
4	SIGNAL(High Speed)
5	GROUND
6	POWER
7	POWER
8	GROUND
9	SIGNAL(High Speed)
10	SIGNAL(High Speed)
11	GROUND
BOTTOM	SIGNAL

LAYER	THICKNESS (MM)	TRACE WIDTH (MM)
CONFORMAL_COAT	0.018	
L1 SIGNAL(TOP)	0.047	0.1
L1-L2	0.07	
L2 GROUND	0.014	---
L2-L3	0.076	
L3 SIGNAL	0.014	0.079
L3-L4	0.156	
L4 SIGNAL	0.014	0.079
L4-L5	0.076	
L5 GND	0.014	---
L5-L6	0.07	
L6 POWER	0.031	---
L6-L7	0.076	
L7 POWER	0.031	---
L7-L8	0.07	
L8 GROUND	0.014	---
L8-L9	0.076	
L9 SIGNAL	0.014	0.1
L9-L10	0.156	
L10 SIGNAL	0.014	0.1
L10-L11	0.076	
L11 GROUND	0.014	0.1
L11-L12	0.07	
L12 SIGNAL(BOTTOM)	0.047	0.1
CONFORMAL_COAT	0.018	
TOTAL	1.276	---

BOM TABLE FOR HF POSCAPS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
128S0147	4	HF VERSION OF 128S0057	C4610,C4611,C6830,C6831	CRITICAL	K36
128S0164	3	HF VERSION OF 128S0073	C2130,C2716,C7543	CRITICAL	K36
128S0148	1	HF VERSION OF 128S0085	C6605	CRITICAL	K36
128S0169	3	HF VERSION OF 128S0111	C7220,C7352,C7542	CRITICAL	K36
128S0160	2	HF VERSION OF 128S0113	C2173,C2700	CRITICAL	K36
128S0150	6	HF VERSION OF 128S0115	C6204,C6205,C7651,C7652,C7691,C7692	CRITICAL	K36
128S0157	1	HF VERSION OF 128S0122	C2220	CRITICAL	K36
128S0162	1	HF VERSION OF 128S0123	C2140	CRITICAL	K36
128S0135	2	HF VERSION OF 128S0129	C6601,C6603	CRITICAL	K36

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S3592	1	IC,PDC,SLAPS,PRQ,M0/3M,2.1/0.85,479FCBGA	U1000	CRITICAL	GOOD
337S3576	1	IC,PDC,SLAPS,PRQ,M0/3M,2.4/0.85,479FCBGA	U1000	CRITICAL	BETTER
337S3576	1	IC,PDC,SLAPS,PRQ,M0/3M,2.4/0.85,479FCBGA	U1000	CRITICAL	BEST
337S3586	1	IC,PDC,Q72F,Q5,C9,2.1/0.85,3M,479FCBGA	U1000	CRITICAL	GOOD_FUSED
337S3587	1	IC,PDC,Q72F,Q5,B0M-DTS,M0,2.1/0.85,3M,479FCBGA	U1000	CRITICAL	GOOD_NON_DTS
337S3561	1	IC,PDC,Q72F,Q5,C9,2.4/0.85,3M,479FCBGA	U1000	CRITICAL	BETTER_FUSED
337S3561	1	IC,PDC,Q72F,Q5,C9,2.4/0.85,3M,479FCBGA	U1000	CRITICAL	BEST_FUSED

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
337S3598	337S3592	?	U1000	THERMTRIP SCREENED
337S3599	337S3586	?	U1000	THERMTRIP SCREENED
337S3600	337S3576	?	U1000	THERMTRIP SCREENED
337S3604	337S3561	?	U1000	THERMTRIP SCREENED

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0516	1	IC,CRESTLINE,GM965,667	U1400	CRITICAL	K36
338S0434	1	IC,ICHS,BGA	U2300	CRITICAL	K36
516-0162	2	IN-LINE SODIMM CONNECTOR	J3101,J3201	CRITICAL	K36

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S2273	1	IC,16MBIT 8PIN SPI FLASH ROM,FOR K36A	U6100	CRITICAL	K36_PGM
341S2060	1	IC,EEPROM,SERIAL IIC,8KBIT,S08	U3780	CRITICAL	K36_PGM
341S2275	1	IC,SMC,HSS/2116 FOR K36A	U4900	CRITICAL	K36_PGM
341S2093	1	IC,CYRESS,CY7C63833,ENCODE_I1,USB_CONTR	U4800	CRITICAL	K36_PGM

LOCKED BOOTROM PN 341S2274 FOR K36A

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MMX6MM	EEE:OPH	CRITICAL	GOOD
826-4393	1	LBL,P/N LABEL,PCB,28MMX6MM	EEE:OPJ	CRITICAL	BETTER
826-4393	1	LBL,P/N LABEL,PCB,28MMX6MM	EEE:OPK	CRITICAL	BEST

CONFIGURATION OPTIONS

SYNC_MASTER=SMC SYNC_DATE=07/18/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	106
NONE	4		

Revision History

M70 PROTO TO EVT CHANGES

- WAKE-ON-WIRELESS SUPPORT - RADAR: 4954357
- ADD ISOLATION BUFFER FOR ODD_RESET_L SIGNAL, ADD 100K PULL-DOWN TO ODD_PWR_EN_L, ADD 'DRAG' CIRCUIT TO PROPERLY DISCHARGE ODD POWER WHEN IT'S TURNED OFF - RADAR: 4923903
- ADD 270K PULL-DOWN RESISTOR ON HTPLG - RADAR: 4888755
- LOWER RDS(ON) MOSFET (FDC606P - APN: 376S0552) FOR ODD AND LCD POWER - RADAR: TBD
- HIGH-PRECISION 0.1% RESISTORS TO INCREASE OUTPUT VOLTAGE REGULATION (5V, 3.3V, PBUS_LDO) ACCURACY - RADAR:4972500
- FIX LINDA CARD POWER ALIAS (NEED TO CONNECT TO PP3V3_S5) - RADAR: 4927858
- FIX MOJO-CARD SMC TX, RX REVERSAL - RADAR: 4910888
- NO STUFF 3G CONNECTOR CIRCUITRY
- CHANGE BOM STUFFING TO SPEED UP PORT POWER SHUT-OFF RESPONSE TIME DURING ACTIVE LATE-VG EVENT (RADAR: 4985252)
- CHANGE BOM STUFFING TO ENABLE ON-BOARD MICROPHONE CONNECTOR (M42/M42A SOLUTION) INSTEAD OF ROUTING MICROPHONE THROUGH LVDS CABLE
- CHANGE LOAD CAP STUFFING OPTION FOR RTC AND ETHERNET CRYSTALS TO MEET 5XESR (-R) REQUIREMENT
- CHANGE 10UF, 16V CPU VCORE CAPS TO 10UF, 6.3V CAPS - RADAR: 4952553
- MOVE SMC RESET BUTTON PAD TO TOP SIDE OF MLB - RADAR: 4920913
- MODIFY FIREWIRE CONNECTOR SYMBOL TO SUPPORT MINI-DVI CONNECTOR WITH TAB
- TEST POINT MOVEMENTS REQUESTED BY ICT AND MAC-1 GROUPS - RADAR: 4924481

M70 EVT TO DVT CHANGES

- 3/5/2007
- CSA PAGE 8:
- 4954357 ADD =PP3V3_S3_AIRPORT_AUX BACK TO PP3V3_S3 ALIAS.
CSA PAGE 34:
- 4954357 BREAK OUT =PP3V3_S3_AIRPORT_AUX(J3400, PIN 24) FROM PP3V3_S3_AP_AUX AGAIN.
- 4954357 MOVE C3409 AND C3410 FROM PP3V3_S3_AP_AUX RAIL TO =PP3V3_S3_AIRPORT_AUX RAIL.
CSA PAGE 49:
- 5040728 STUFF C9421 FOR EMI.
CSA PAGE 62, 66, 67, 68:
- SYNC FROM AUDIO TEAM.
CSA PAGE 71:
- 4959593 SWAP PIN 2 AND PIN 3 OF MIC CONNECTOR, BACK TO M42 PIN OUT.
CSA PAGE 79:
- 5025811 CHANGE Q7940 FROM 376S0326 TO 376S0558.
- 3/8/2007
- CSA PAGE 22:
- 4996074 CHANGE L2205 TO R2205(1000HM, 5%, 1/10W, 0603).
CSA PAGE 25:
- 4924443 CHANGE R2514 FROM 100K PULL-DOWN TO 10K PULL-UP TO 3.3V_S5.
CSA PAGE 71:
- 5040817 SYNC LP25V REGULATOR CIRCUIT FROM M82 CHANGE R AND C TO 0402 CHANGE =PP3V3_S5_P1V25S0 TO =PP3V3_S5_1V25S0, CHG2 FROM C7128 FROM C7128 FROM C7128 FROM C7128 TO 1000PF, AND REVERT REFERENCE DESIGNATORS. (CHANGE FROM TPS62510 TO LTC3412A).
- 3/12/2007
- CSA PAGE 25:
- 4924443 CHANGE R2514 FROM 100K PULL-UP TO 47K PULL-UP.
CSA PAGE 45:
- UPDATE SYMBOL FOR J4501.
CSA PAGE 62, 66, 67, 68:
- SYNC FROM AUDIO TEAM.
CSA PAGE 94:
- 4986074 CHANGE R9469 FOR CRT_TVO_IREF FROM 1.3K TO 1.21K.
- 3/14/2007
- CSA PAGE 47:
- ADD TEXT NOTE TO UPDATE J4700 FROM 516S0251 TO 516S0588 WHEN SYMBOL IS READY.
CSA PAGE 69:
- ADD TEXT NOTE TO UPDATE J6900 FROM 518S0287 TO 518S0526 WHEN SYMBOL IS READY.
CSA PAGE 90:
- DELETE LVDS_VREFH AND LVDS_VREFL TO GROUND TO FIX LVDS GLITCH.
CSA PAGE 94:
- ADD TEXT NOTE TO CHANGE L9404 FROM 155S0303 TO 155S0348 WHEN SYMBOL IS READY.

M70 DVT TO K36 CHANGES

- 6/29/2007
- CSA PAGE 4:
- CHANGE GOOD CPU FROM 337S3471(1.8G) TO 337S3463(2.0G).
- CHANGE BETTER CPU FROM 337S3456(2.0G) TO 337S3464(2.2G).
- CHANGE BEST CPU FROM 337S3465(2.4G) TO 337S3466(2.4G).
- CHANGE NB FROM 338S0426(500M) TO 343S0448(667M).
- CHANGE NB FROM 338S0427 TO 338S0434.
CSA PAGE 16:
- DISCONNECT GFX_VID<0> TO GND.
- CONNECT GFX_VID<1> TO GFX_VID<3> ON NB.
- ADD R1600 (00HM, 0402) TO CONNECT GFX_VID<4> TO GND.
CSA PAGE 22:
- 5282776 ADD C2207 (0.1UF, 0402).
- SIZING DOWN R2205 FROM 0603 TO 0402 FOR PLACEMENT.
- CHANGE GFX_VID<1:4> TO GFX_VID<0:3>.
- CHANGE TRAPPING FROM 0010 ON GFX_VID<1:4> TO 0001 ON GFX_VID<0:3>.
CSA PAGE 59:
- CHANGE J9000 FROM 514S0143 TO 514-0443.
CSA PAGE 67:
- UPDATE BOM OPTION TABLE.
CSA PAGE 46:
- CHANGE 4600 FROM 353S1245 TO 353S1728.
- REMOVE MIN_NECK_WIDTH=0.3MM FROM PP5V_S3_USB2_EXTRA/B.
- ADD NOSTUFF R460 AND R461.
CSA PAGE 47:
- CHANGE J4700 FROM 516S0251 TO 516S0588.
CSA PAGE 48:
- CHANGE J4800 FROM 518S0287 TO 518S0526.
- REPLACE BATTERY INTERFACE CIRCUIT WITH THE ONE ON M42B ESTAR.
CSA PAGE 94:
- 5040728 CHANGE L9404 FROM 155S0303 TO 155S0348.
- 7/5/2006
- CSA PAGE 4:
- REPLACE ALL M70 WITH K36 (TEXT, BOM OPTIONS, 630 NUMBERS).
CSA PAGE 12:
- CHANGE C2173 FROM 128S0051 TO 128S0113 PER CE.
CSA PAGE 27:
- CHANGE C2700 FROM 128S0051 TO 128S0113 PER CE.
CSA PAGE 28:
- CHANGE 2800 FROM 518S0487 TO 518S0519.
CSA PAGE 46:
- REMOVE R460 AND R461 (U4675 BYPASS RESISTORS).
CSA PAGE 48:
- CHANGE J4810 FROM 518S0369 TO 518S0521.
CSA PAGE 59:
- CHANGE J5900 FROM M70 EMC1033 CIRCUIT TO M71 EMC1043 CIRCUIT.
- V550 CHANGES FROM 2PIN TO 4PIN.
CSA PAGE 67:
- CHANGE J5601 FROM 518S0369 TO 518S0521.
CSA PAGE 67:
- CHANGE J5702 FROM 518S0487 TO 518S0519.
- CHANGE J5703 FROM 518S0369 TO 518S0521.
CSA PAGE 67:
- CHANGE J9000 FROM 518S0369 TO 518S0521.
- 7/6/2006
- CSA PAGE 8:
- REMOVE NO_TEST=TRUE FOR LV8S3_COMP, LV8S3_PSET, 3V3S5_COMP, 3V3S5_PSET, 1V0S50_COMP, 1V0S50_PSET, IMPV6_RBIAS, IMPV6_CAP, 5V5S0_RUNSS, 1V5S0_RUNSS.
- ADD FUNC TEST=TRUE FOR CK505_PCT1_CLK_SPN, CK505_SRC1_N/P_SPN, CK505_SRC3_N/P_SPN, CK505_SRC7_N/P_SPN, CK505_SRC_CLKREQ1_3_L7SPN.
- ADD FUNC TEST=TRUE FOR PP5V_S0.
CSA PAGE 9:
- REMOVE ALIASES FOR GND CHASSIS_AUDIO_SPKRCONN, GND_CHASSIS_AUDIO_SHIELD1, GND_CHASSIS_AUDIO_SHIELD2, GND_CHASSIS_AUDIO_SHIELD3, MIC_SHIELD_LVDS_R, MIC_SHLD_CONN.
- REMOVE ALIAS FOR =FWPWR_PBRON.
- ADD SPN ALIASES FOR CK505_PCT1_CLK_SPN, CK505_SRC7_N/P.
- ADD SPN ALIASES FOR CK505_PCT2_4_CLK.
CSA PAGE 12:
- REMOVE R1290 TO R1296 ON CPU_VID<0:6>.
CSA PAGE 13:
- DELETE TEXT NOTE AND WITH RESET BUTTON.
CSA PAGE 14:
- RENAME LVDS_VREFH/L TO TP_LVDS_VREFH/L.
CSA PAGE 59:
- ADD R2596 FOR 10K PU ON GPIO6 AND GPIO17(EXTGPU_RST_L).
- CHANGE R2514 TO 100K.
CSA PAGE 67:
- CHANGE L2902 AND L2903 FROM 155S0302 TO 00HM R2906 AND R2907.
- NOSTUFF C2907, C2910, C2916, C2911, C2914.
- CHANGE R2900, R2901 FROM 2.0HM TO 00HM.
- CHANGE R2902 FROM 10HM TO 00HM.
CSA PAGE 67:
- REMOVE TEXT NOTE WILL CHANGE TO 606P.
CSA PAGE 67:
- RE-DRAW CPU VOLTAGE SENSE RC FILTERING.
CSA PAGE 62:
- RE-CONNECTED /SHDN INPUT OF U6801 SO THAT IT'S CONTROLLED BY U6201 PORTA VREF. - DISCONNECTED GPIO1 AND TERMINATED IT WITH A 10K PULL DOWN.
- CHANGED A NO STUFF PULL-UP TO CODEC DIVD AT GPIO1.
- ADDED SMALL 15PF COMPENSATION CAP. TO U6201 FEEDBACK NETWORK (C6224).
- CHANGED BOM OPTIONS ITP AND LPCPLUS IN TABLE.
- CHANGED ALL TRANSIENT SUPPRESSORS TO 6.8V/100PF DEVICES (WERE ORIGINALLY 8V/100PF DEVICES).
- ADDED L711 AND L6773 TO MIC INPUT EMI FILTER.
- REMOVED D2672.
- ADDED R6740 NO STUFF.
CSA PAGE 67:
- CONNECTED MIC_SHLD_CONN TO GND_CHASSIS_AUDIO_MIC THROUGH R6854.
- ADDED R6855 NO STUFF.
CSA PAGE 71:
- RENAME CPU_VID_R<6:0> TO CPU_VID<6:0>.

- 7/10/2007
- CSA PAGE 4:
- BOTTOM PART NUMBER CHANGES FROM 341S2085 TO 341S2196.
- SMC PART NUMBER CHANGES FROM 541S2088 TO 341S2198.
- UPDATE EEE CODES, Z55 FOR GOOD, Z56 FOR BETTER, Z57 FOR BEST.
CSA PAGE 8:
- ADD R460 AND R461 (U4675 BYPASS RESISTORS).
CSA PAGE 16:
- PP3V3_S3_SMBUS_SMC_MGMT TO PP3V3_S3.
- ADD CRITICAL TO U2900.
CSA PAGE 14:
- ADD CRITICAL TO U4401.
CSA PAGE 44:
- CHANGE U4675 FROM APN 353S1505 TO APN 353S1742. (SMALL PACKAGE)
- ADD R460 & R461. (USB BYPASS ROUTING).
CSA PAGE 49:
- REMOVE ALIAS FOR =SMC_SMS_INT TO SMC_PG1 - SIGNAL SHOULD JUST BE CALLED SMC_SMS_INT.
CSA PAGE 59:
- CHANGE R5077 FROM PULL-UP TO A PULL-DOWN RESISTOR AND NAME IT SMC_SMS_INT.
CSA PAGE 52:
- SMC PART NUMBER AND SMB ME DATA ON SOUTHRIDGE DISCONNECTED FROM SMB_MGMT_CLK AND SMB_MGMT_DATA FROM SMC.
- THE 10K PULL-UP RESISTORS (R5230 AND R5231), AND STILL REMAIN CONNECTED TO PP3V3_S3_SMBUS_SB_ME AND STAY ON THE SB SIDE.
- SMC HARDWARE SMBUS CONNECTION.
- ADD TWO NEW 10K PULL-UP RESISTOR (R5232 & R5233) TO =PP3V3_S3_SMBUS_SMC_MGMT.
- THE PULL-UP RESISTORS SHOULD BE CONNECTED BETWEEN SMB_MGMT_CLK AND SMB_MGMT_DATA TO =I2C_SMS_SCL AND =I2C_SMS_SDA OF THE NEW ACCELEROMETER.
CSA PAGE 62:
- ADD 2ND SMS (U5930).
CSA PAGE 62:
- CHANGED C6210 FROM A CASE-5 10UF TANT CAP TO A SMA-LF 3.3UF TANT CAP.
- MADE NO TEST ATTRIBUTE VISIBLE FOR NET_NCL_VRP CONNECTED TO PIN 37 OF U6200.
CSA PAGE 67:
- REMOVE NO STUFF RESISTORS R6730, R6731, AND R6732. ALSO REMOVED L6774.
- STUFFED R6740.
- MADE D2672, D26703, D26704, D26705, D26752, D26753, D26754, D26755, D26770, D26771 CRITICAL.
CSA PAGE 68:
- NO STUFFED R6854
CSA PAGE 71:
- CHANGE R7208 FROM 8.66K TO 15.8K.
- 7/11/2007
- CSA PAGE 9:
- CHANGE Z0901 AND Z0906 FROM 998-1178 TO 998-1186 (NON-PLATED).
CSA PAGE 11:
- STUFF C3110 AND C3111.
CSA PAGE 11:
- STUFF C3210 AND C3211.
CSA PAGE 39:
- UPDATE BOM FOR FANCY RJ45 CONNECTOR, 514-0475.
CSA PAGE 59:
- REMOVE R5977 (BECOMES R5931).
CSA PAGE 59:
- ADD R5931 (WAS R5077 BEFORE), 10K PD ON SMC_SMS_INIT.
- STUFF U5930 (DIGITAL ACCELEROMETER) CIRCUIT.
- 7/12/2007
- CSA PAGE 43:
- CHANGE J4300 FROM 514-0289 TO 514-0456 (SAME JEDEC).
- UPDATE BOM OPTION TABLE FOR J4300.
- NORMAL CHANGES FROM 514-0359 TO 514-0456, FANCY CHANGES FROM 514-0316 TO 514-0476.
CSA PAGE 45:
- CHANGE J4600 AND J4601 FROM 514-0288 TO 514-0457 (DIFFERENT JEDEC, SAME LANDPATTERN).
- UPDATE BOM OPTION TABLE FOR J4600.
- NORMAL CHANGES FROM 514-0288 TO 514-0457, FANCY CHANGES FROM 514-0315 TO 514-0477.
CSA PAGE 62:
- ADD I2C TITLE AUDIO CODEC.
CSA PAGE 45:
- CHANGE J6700 FROM 514-0409 TO 514-0459 (DIFFERENT JEDEC, SAME LANDPATTERN).
- UPDATE BOM OPTION TABLE FOR J6700.
- NORMAL CHANGES FROM 514-0409 TO 514-0459, FANCY CHANGES FROM 514-0411 TO 514-0479.
- CHANGE J6750 FROM 514-0408 TO 514-0458 (DIFFERENT JEDEC, SAME LANDPATTERN).
- UPDATE BOM OPTION TABLE FOR J6750.
- NORMAL CHANGES FROM 514-0408 TO 514-0458, FANCY CHANGES FROM 514-0410 TO 514-0478.
CSA PAGE 71:
- CHANGE L7900 FROM 152S0302 TO 152S0670 FOR CORRECT AVL.
CSA PAGE 94:
- UPDATE BOM OPTION TABLE FOR U9401.
- NORMAL CHANGES FROM 514-0375 TO 514-0480, FANCY CHANGES FROM 514-0376 TO 514-0481.
- 7/13/2007
- CSA PAGE 4:
- CHANGE BEST CPU FROM 337S3465(2.4GHZ) TO 337S3464(2.2GHZ).
CSA PAGE 16:
- CHANGE C3831 AND C3832 FROM 138S0582 TO 138S0554 (DON'T NEED LOW-PROFILE PARTS).
- 7/17/2007
- CSA PAGE 59:
- UPDATE SYMBOL FOR U5930, VENDOR PART NUMBER CHANGES FROM SMB380 TO BMA150.
- 7/24/2007
- CSA PAGE 4:
- CHANGE BETTER AND BEST CPU TO G0 STEPPING PARTS (FROM 337S3464 TO 337S3500).
CSA PAGE 16:
- STUFF R2242 AND NOSTUFF R2247.
- CHANGE R5201 AND R9202 FROM 5.23K TO 2.94K.
- CHANGE R9211 AND R9212 FROM 16.5K TO 9.09K.

K36 EVT TO DVT1 CHANGES

- 8/9/2007
- PER CE ALL SANYO POSCAPS HAVE NEW HF PART NUMBERS.
- ALL 128S0073 BECOME 128S0147.
- ALL 128S0074 BECOME 128S0147.
- ALL 128S0111 BECOME 128S0169.
- ALL 128S0112 BECOME 128S0160.
- ALL 128S0113 BECOME 128S0160.
- ALL 128S0123 BECOME 128S0162.
- ALL 128S0129 BECOME 128S0135.
- ALL 128S0129 BECOME 128S0135.
CSA PAGE 4:
- ADD BOM OPTION TABLE FOR ALL SANYO POSCAP TO USE HF PARTS.
- 8/10/2007
- CSA PAGE 12:
- C1235 SYMBOL CORRECTED TO REFLECT 20% TOLERANCE.
CSA PAGE 48:
- CHANGE R7920 FROM 107S0077(EOL) TO 107S0110.
- CHANGE R7952 FROM 103S0189 TO 103S0200 FOR HF.
- 8/13/2007
- CSA PAGE 34:
- CHANGE J3400 FROM 516S0406 TO 516S0635 TO ADD ACON AS 2ND SOURCE.

K36 DVT1 TO DVT2 CHANGES

- 8/30/2007
- CHANGE ALL 138S0578 TO 138S0614 FOR ADDITIONAL VENDORS.
- 138S04800, C4804, C7305, C7500, C7605, C7902, C7911, C7912.
CSA PAGE 4:
- ADD ALTERNATE TABLE TO MAKE 155S0369 ALTERNATE OF 155S0326.
CSA PAGE 4:
- ADD ALTERNATE TABLE TO MAKE 155S0310 ALTERNATE OF 155S0322.
CSA PAGE 77:
- CHANGE C7210 FROM 150PF(131S111) TO 220PF(131S2225).
- CHANGE C7208 FROM 0.00180PF(132S400) TO 0.0010UF(132S0045).
CSA PAGE 94:
- ADD BOM TABLE TO CHANGE L9405, L9406 AND L9407 FROM 155S0303 TO 155S0371.
- ADD ALTERNATE TABLE TO MAKE 155S0370 ALTERNATE OF 155S0348.
- 9/3/2007
- CSA PAGE 9:
- NOSTUFF C0930.

K36 DVT2 TO PVT CHANGES

- 9/3/2007
- CSA PAGE 73:
- DELETE XW7320.
- PP1V5_S0_REG_P BECOMES =PP1V5_S0_REG.
CSA PAGE 78:
- DELETE XW7620.
- PP3V3_S5_REG_P BECOMES =PP3V3_S5_REG.
- DELETE XW7690.
- PP5V_S5_REG_P BECOMES =PP5V_S5_REG.
9/7/2007
- CSA PAGE 4:
- CHANGE L11400 FROM 343S0448 TO 338S0516(NB667, PRQ).
- CHANGE 2.2GHZ CPU FROM 337S3500 TO 337S3502 (2.2GHZ CPU, PRQ).
- UNCHECKED BOM OPTIONS ITP AND LPCPLUS IN TABLE.
CSA PAGE 30:
- ADD BOM OPTION ITP TO R3004 AND R3005.
CSA PAGE 44:
- NOSTUFF U4675, C4671.
- STUFF R4675 AND R4671.
CSA PAGE 59:
- NOSTUFF R5930, C5931, C5932.
- NOSTUFF R5931 AND STUFF R5930.



D

D

C

C


B

B

A

A

H	
SYNC_MASTER=N/A SYNC_DATE=N/A	
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
SIZE	DRAWING NUMBER
D	051-7559
SCALE	SHEET
NONE	5 OF 106
REV.	H



Functional Test Points

Power Supply NO_TESTS

NO_TEST		
1E33	IMVP6_RBIAS	59A4 59B7
1E34	IMVP6_COMP	59A4 59B7
1E35	5VS5_RUNSS	6385 65C5
1E36	1V5S0_RUNSS	58B1 61B5

Fan Connectors Battery Digital Connector

FUNC_TEST		
1E37	=PP5V_S0_FAN_RT	7A7 5004
1E38	FAN_RT_PWM	50B3
1E39	FAN_RT_TACH	50C3
1E40	=PP3V3_S0_FAN_RT	704 5004
1E41	SMC_FAN_1_CTL	44A8 50B4
1E42	SMC_FAN_1_TACH	44A8 5004

FUNC_TEST		
1E43	SMC_BS_ALRT_L	44C5 45C5 57A2
1E44	SMBUS_BATT_SCL_F	57A5
1E45	SMBUS_BATT_SDA_F	57A5

LPC+ Debug Connector

FUNC_TEST		
1E46	=PP3V42_G3H_LPCPLUS	781 46C6
1E47	=PP5V_S0_LPCPLUS	7A7 46C6
1E48	LPC_AD<0>	32D4 44C8 46C6
1E49	LPC_AD<1>	32D4 44C8 46C6
1E50	LPC_FRAME_L	22D4 44C8 46B6
1E51	PM_CLKRUN_L	24C8 37A8 44C5 46B6
1E52	BOOT_LPC_SPI_L	23B5 46B6
1E53	SMC_TMS	44B5 45C5 46B6
1E54	DEBUG_RESET_L	27D1 46B6
1E55	SMC_TRST_L	44C1 46B6
1E56	SMC_TDO	44B5 45C5 46B6
1E57	SMC_MD1	44C1 46B6
1E58	SMC_TX_L	43A8 44B8 44C5 45D5
1E59	FWH_INIT_L	46B6
1E60	PCI_CLK33M_LPCPLUS	46C5
1E61	LPC_AD<2>	29B3 46C4 75C3
1E62	LPC_AD<3>	22D4 44C8 46C4
1E63	INT_SERIRO	22D4 44C8 46C4
1E64	PM_SUS_STAT_L	24D5 44C5 46B4
1E65	SMC_TDI	44B5 45C5 46B4
1E66	SMC_TCK	44B5 45C5 46B4
1E67	SMC_RESET_L	44C1 45D7 46B4
1E68	SMC_NMI	44C1 46B4
1E69	SMC_RX_L	43A8 44B8 44C5 45D5
1E70	LINDACARD_GPIO	24A7 24D5 46B4

Audio FUNC TEST

FUNC_TEST		
1E71	=PP5V_S0_AUDIO_AMP	7A7 54B8 54C8 54D8
1E72	=PP5V_S0_AUDIO	7A7 53A7 56C4
1E73	GND_AUDIO_AMP	8A4
1E74	GND_AUDIO_CODEC	8B4
1E75	ACZ_SDATAIN<0>	8A5 53C7
1E76	ACZ_SDATAOUT	8A5 53C7
1E77	ACZ_BITCLK	8A5 53C7
1E78	ACZ_RST_L	8A5 53B7
1E79	ACZ_SYNC	8A5 53C7

Battery FUNC TEST

FUNC_TEST		
1E80	SMC_BATT_ISET	44B5 46A8
1E81	SMC_BATT_CHG_EN	44C8 45B6 66A4
1E82	SMC_BC_AOK	66A5 45B6 57C3
1E83	SMC_ADAPTER_EN	45B3 57C4 3B2C
1E84	SMC_BATT_TRICKLE_EN_L	44C8 45B6 46A3
1E85	SYS_ONEWIRE	44B8 45D5 57C8

USB FUNC TEST

FUNC_TEST		
1E86	TP_USB_EXCARD_P	8B2
1E87	TP_USB_EXCARD_N	8B2
1E88	TP_USB_EXTC_P	8B2
1E89	TP_USB_EXTC_N	8B2
1E90	USB2_BT_F_P	43C2
1E91	USB2_BT_F_N	43C2
1E92	USB2_3G_F_N	43A4
1E93	USB2_3G_F_P	43A4

Other Func Test Points

FUNC_TEST		
1E94	=PP1V05_S0_REG	7D8 61B8

SMBus FUNC TEST		
1E95	SMBUS_SMC_B_S0_SCL	47C5 76C3
1E96	SMBUS_SMC_B_S0_SDA	47C5 76C3

FIREWIRE FUNC TEST		
1E97	PPFW_SWITCH	38D3

SLEEP LED FUNC TEST		
1E98	SYS_LED_ANODE	40C5 45A3

SMC FUNC TEST		
1E99	SMC_LID	42C3 44B5 45C5 57A8
1E100	SMC_MANUAL_RST_L	45D8
1E101	SMC_CPU_VSENSE	44C5 46B1

Power Supply FUNC TEST		
1E102	ALL_SYS_PWRGD	27A5 44D8 58A3
1E103	PPVCORE_S0_CPU	7D7
1E104	PP1V05_S0_R	7D7
1E105	PP1V05_S0	7D7 45D2
1E106	PP1V8_S0	7D7
1E107	PP1V8_S0	7B7
1E108	PP3V3_S0	7D4 45D1
1E109	PP5V_S0	7A7
1E110	PP1V2_ENET_S0	7B5
1E111	PP1V8_S3	7B4
1E112	PP3V3_S3	7A4
1E113	PP5V_S3	7A4
1E114	PP3V3_S5	7D1
1E115	PP5V_S5	7C1
1E116	PP3V42_G3H	7D1
1E117	PPBUS_G3H	7B1
1E118	PP18V5_G3H	7B1
1E119	PP0V9_S0	7D7
1E120	PP3V3_S3_BT_F	43D2
1E121	GND_BT_F	43C2

DC-JACK FUNC TEST

1E122	ACIN_ENABLE_GATE	57C3 66A6
-------	------------------	-----------

Battery charger FUNC TEST

1E123	PPVBAT_G3H_CHGR_OUT	66B5 66C2
-------	---------------------	-----------

INVERTER CONNECTOR FUNC TEST

1E124	PPBUS_ALL_INV_CONN	67D3
1E125	INV_GND	67D3
1E126	PP5V_INV_F	67D3
1E127	INV_BKLIGHT_PWM_L	67D2

MIC FUNC TEST

1E128	MIC_HI	55B3 56A6
1E129	MIC_LO	55B3 56A6
1E130	MIC_SHIELD	
1E131	MIC_HI_CONN	55B1 55D3
1E132	MIC_LO_CONN	55B1 55D3
1E133	MIC_SHLD_CONN	55A1 55D3 56A6

SPEAKER FUNC TEST

1E134	SPKRCONN_L_N_OUT	54C1 55C2
1E135	SPKRCONN_L_P_OUT	54C1 55C2
1E136	SPKRCONN_R_N_OUT	54C1 55C2
1E137	SPKRCONN_R_P_OUT	54C1 55C2
1E138	SPKRCONN_SUB_N_OUT	54B1 55C2
1E139	SPKRCONN_SUB_P_OUT	54B1 55C2

THERMAL FUNC TEST

1E140	THRM_HEATPIPE_P	49D6
1E141	THRM_HEATPIPE_N	49D6
1E142	THRM_DIMM_DX_F_N	49B6
1E143	THRM_DIMM_DX_F_P	49B6
1E144	THRM_FINSTACK_P	49C6
1E145	THRM_FINSTACK_N	49C6

CLOCK NO_TESTS

NO_TEST		
1E37	TRUE CK505_CPU0_N	28C4 29D6 75D3
1E38	TRUE CK505_CPU0_P	28C4 29D6 75D3
1E39	TRUE CK505_CPU1_N	28C4 29D6 75D3
1E40	TRUE CK505_CPU1_P	28C4 29D6 75D3
1E41	TRUE CK505_CPU2_ITP_SRC10_N	28C4 29D6 75D3
1E42	TRUE CK505_CPU2_ITP_SRC10_P	28C4 29D6 75D3
1E43	TRUE CK505_DOT96_27M_N	28A4 29B6 75D3
1E44	TRUE CK505_DOT96_27M_P	28A4 29B6 75D3
1E45	TRUE CK505_LVDS_N	28B4 29C6 75C3
1E46	TRUE CK505_LVDS_P	28B4 29C6 75C3
1E47	TRUE CK505_PCIF1_CLK	28B6 29B6 75D3
1E48	TRUE CK505_SRC2_N	28B4 29C6 75C3
1E49	TRUE CK505_SRC2_P	28B4 29C6 75C3
1E50	TRUE CK505_SRC4_N	28B4 29C6 75C3
1E51	TRUE CK505_SRC4_P	28B4 29C6 75C3
1E52	TRUE CK505_SRC5_N	28B4 29C6 75C3
1E53	TRUE CK505_SRC5_P	28B4 29C6 75C3
1E54	TRUE CK505_SRC6_N	28B4 29B6 75C3
1E55	TRUE CK505_SRC6_P	28B4 29C6 75C3
1E56	TRUE CK505_SRC8_N	28A4 29B6 75C3
1E57	TRUE CK505_SRC8_P	28A4 29B6 75C3

FIREWARE NO_TESTS

NO_TEST		
1E58	TRUE FW_B_TPA_N_SPN	8D1
1E59	TRUE FW_B_TPA_P_SPN	8D1
1E60	TRUE FW_B_TPBIAS_SPN	8D1
1E61	TRUE FW_B_TPB_N_SPN	8D1
1E62	TRUE FW_B_TPB_P_SPN	8D1
1E63	TRUE FW_C_TPA_N_SPN	8D1
1E64	TRUE FW_C_TPA_P_SPN	8D1
1E65	TRUE FW_C_TPBIAS_SPN	8D1
1E66	TRUE FW_C_TPB_N_SPN	8D1
1E67	TRUE FW_C_TPB_P_SPN	8D1

LVDS NO_TESTS

NO_TEST		
1E68	TRUE LVDS_B_CLK_N_SPN	8D5
1E69	TRUE LVDS_B_CLK_P_SPN	8D5
1E70	TRUE LVDS_B_DATA_N0_SPN	8D5
1E71	TRUE LVDS_B_DATA_N1_SPN	8D5
1E72	TRUE LVDS_B_DATA_N2_SPN	8D5
1E73	TRUE LVDS_B_DATA_P1_SPN	8D5
1E74	TRUE LVDS_B_DATA_P2_SPN	8D5

NO_TEST		
1E75	TRUE SMC_FAN_3_TACH	44A4 44A8




FUNC TEST 1 OF 2

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	NONE	SHT	7 OF 106

"S0,S0M" RAILS


"S5" RAILS



"G3H" RAILS




"S3" RAILS




Power Aliases
 SYNC_MASTER=WFERRY SYNC_DATE=06/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

(EMI PAD FOR INVERTER GONNECTOR)




CHASSIS GND
BATTERY, AUDIO, DIP DIMM CONNECTOR CHASSIS GND


SATA, LVDS CONNECTOR CHASSIS GND




I/O CONNECTOR CHASSIS GND




DIP DIMM CONNECTOR CHASSIS GND



DIP DIMM CONNECTOR CHASSIS GND



CPU HEATSINK STANDOFF SCREW HOLE



LVDS ALIASES

Table listing LVDS aliases such as LVDS B CLK N, LVDS B CLK P, LVDS B DATA N<0>, etc., with their corresponding SPN and MAKE_BASE+TRUE values.

PCI EXPRESS GRAPHICS ALIASES


Table listing PCI EXPRESS GRAPHICS aliases such as PEG D2R N<0>, PEG D2R N<1>, PEG D2R N<2>, etc., with their corresponding SPN and MAKE_BASE+TRUE values.

NB CFG ALIASES

Table listing NB CFG aliases such as HDA BIT CLK, HDA SYNC, HDA RST L, etc., with their corresponding SPN and MAKE_BASE+TRUE values.

NB CFG ALIASES

Table listing NB CFG aliases such as NB_CFG<3>, NB_CFG<4>, NB_CFG<6>, etc., with their corresponding TP NB_CFG and MAKE_BASE+TRUE values.



SATA ALIASES

Table listing SATA aliases such as SATA B D2R N, SATA B D2R P, SATA B R2D C N, etc., with their corresponding SPN and MAKE_BASE+TRUE values.

PCI_EXP ALIASES

Table listing PCI_EXP aliases such as TP_PCIE A D2R N, TP_PCIE A D2R P, TP_PCIE A R2D C N, etc., with their corresponding SPN and MAKE_BASE+TRUE values.

CLOCK ALIASES

Table listing CLOCK aliases such as TP_CK505 SRC1 N, TP_CK505 SRC1 P, TP_CK505 SRC3 N, etc., with their corresponding SPN and MAKE_BASE+TRUE values.

SB ALIASES

Table listing SB aliases such as VR_PWRGD_CLKEN, SB_CLKIN_MPWRK, SB_SATA_CLKREQ L, etc., with their corresponding SPN and MAKE_BASE+TRUE values.


SO-DIMM ALIASES

Table listing SO-DIMM aliases such as MEM A A<15>, MEM B A<15>, TP_MEM_CLKP2, etc., with their corresponding SPN and MAKE_BASE+TRUE values.

Ethernet ALIASES

Table listing Ethernet aliases such as PP3V3 S0 ENET, YUKON EC PP2V5 ENET, and ENET_VMAIN_AVLBL.

AIRPORT CARD STANDOFF SCREW HOLE



FIREWIRE ALIASES

Table listing FIREWIRE aliases such as FW_B_TPBIAS, FW_B_TPA P, FW_B_TPA N, etc., with their corresponding SPN and MAKE_BASE+TRUE values.

USB PORT [0] = External USB2.0 Port A

Table listing USB aliases for USB PORT [0], such as USB2_EXTN_P, USB2_EXTN_N, and EXTUSB_OC_L.

USB PORT [1] = PCI-E Mini Card

Table listing USB aliases for USB PORT [1], such as USB2_AIRPORT_P and USB2_AIRPORT_N.

USB PORT [2] = 3G USB

Table listing USB aliases for USB PORT [2], such as USB2_3G_P and USB2_3G_N.

USB PORT [3] = CAMERA

Table listing USB aliases for USB PORT [3], such as USB2_CAMERA_P and USB2_CAMERA_N.

USB PORT [4] = IR CONTROLLER

Table listing USB aliases for USB PORT [4], such as USB2_IR_P and USB2_IR_N.

USB PORT [5] = Trackpad(Geysler)

Table listing USB aliases for USB PORT [5], such as USB2_GEYSER_P and USB2_GEYSER_N.

USB PORT [6] = BLUETOOTH

Table listing USB aliases for USB PORT [6], such as USB2_BT_P and USB2_BT_N.

USB PORT [7] = External USB2.0 Port B

Table listing USB aliases for USB PORT [7], such as USB2_EXTB_P, USB2_EXTB N, and EXTUSB_OC_L.

USB PORT [8] = Unused

Table listing USB aliases for USB PORT [8], such as TP_USB_EXCARD_P and TP_USB_EXCARD_N.

USB PORT [9] = Unused

Table listing USB aliases for USB PORT [9], such as TP_USB_EXTC_P and TP_USB_EXTC_N.

ANALOG SWITCH GPIO

Table listing analog switch GPIO aliases such as PM_EXTTTS_L<0> and PM_EXTTTS_L<1>.

NB ALIASES

Table listing NB aliases such as GFX_VR_EN, NB_CLKIN_MPWRK, NB_CLK96M_DOT_P, etc., with their corresponding SPN and MAKE_BASE+TRUE values.

Table with columns: PART#, QTY, DESCRIPTION, REFERENCE DESIGNATOR(S), BOM OPTION. Lists items like THERMAL STANDOFF, STANDOFF WIRELESS, and STANDOFF W/THRU HOLES, WIRELESS.

SIGNAL ALIAS /RESET


Table listing signal aliases: SYNC_MASTER=GPU and SYNC_DATE=07/17/2006.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




Table with columns: SIZE, DRAWING NUMBER, REV. Drawing number: D 051-7559, Rev: H. Scale: NONE, Sheet: 9 OF 106.



LAYOUT NOTE:
 COMP0,2 CONNECT WITH ZO=27.4OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMP1,3 CONNECT WITH ZO=55OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".

CPU FSB
 SYNC_MASTER=T9_MLB_NOME SYNC_DATE=11/12/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



(CPU CORE POWER)
=PPVCORE_S0_CPU 707 1085 1107 48B3 48B5

Standard Voltage:

- 44.0 A (Design Target)
- 41.0 A (HFM)
- 30.4 A (LFM)
- 25.5 A (SuperLFM)
- 27.4 A (Auto-Halt/Stop-Grant HFM)
- 17.0 A (Auto-Halt/Stop-Grant SuperLFM)
- 27.4 A (Sleep HFM)
- 16.8 A (Sleep SuperLFM)
- 25.0 A (Deep Sleep HFM)
- 16.0 A (Deep Sleep SuperLFM)
- 11.5 A (Deeper Sleep)
- 9.4 A (Enhanced Deeper Sleep)

Low Voltage:

- 23.0 A (Design Target)
- 21.0 A (HFM)
- 18.7 A (LFM)
- TBD A (SuperLFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant SuperLFM)
- TBD A (Sleep HFM)
- TBD A (Sleep SuperLFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep SuperLFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

Ultra Low Voltage:

- 17.0 A (Design Target)
- TBD A (HFM)
- TBD A (LFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant LFM)
- TBD A (Sleep HFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep LFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

(CPU IO POWER 1.05V)
=PP1V05_S0_CPU 707 985 986 905 905 11A3 12B3 12C5

- 4500 mA (before VCC stable)
- 2500 mA (after VCC stable)

(CPU INTERNAL PLL POWER 1.5V)
=PP1V5_S0_CPU 707 11B3

VCCA 130 mA

- VID0 CPU VID<0>
- VID1 CPU VID<1>
- VID2 CPU VID<2>
- VID3 CPU VID<3>
- VID4 CPU VID<4>
- VID5 CPU VID<5>
- VID6 CPU VID<6>

VCCSENSE CPU VCCSENSE_P

VSSSENSE CPU VCCSENSE_N

=PPVCORE_S0_CPU 707 1007 1107 48B3 48B5

R1100
100
1K
1/16W
NP-LF
2 402
PLACEMENT_NOTE=Place within 1 inch of CPU, no stub.

R1101
100
1K
1/16W
NP-LF
2 402
PLACEMENT_NOTE=Place within 1 inch of CPU, no stub.

CPU Power & Ground

SYNC_MASTER=T9_MLB_NOME SYNC_DATE=11/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	DRAWING NUMBER		REV.
	D	051-7559	H
SCALE		SHT	OF
NONE		11	106

Current numbers from Merom for Santa Rosa EMTS, doc #22221.


CPU VCORE HF AND BULK DECOUPLING
4x 330uF, 20x 10uF 0805

4885 4883 1007 1085 707 PPVCORE_S0_CPU


LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)



LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE ON BOTTOMSIDE



LAYOUT NOTE:
PLACE ON BOTTOMSIDE


C1250, C1251, C1252 AND C1253 NEED TO USE 6mOHM CAPS.

VCCA (CPU AVdd) DECOUPLING



LAYOUT NOTE:
PLACE C1281 NEAR PIN B26 OF U1000

VCCP (CPU I/O) DECOUPLING



LAYOUT NOTE:
PLACE C1235 CLOSE TO CPU

CPU Decoupling & VID

SYNC_MASTER=MSARWAR SYNC_DATE=04/26/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7559	H
SCALE	SHT	OF
NONE	12	106

CPU ITP700FLEX DEBUG SUPPORT




(DBA#) INDICATE THAT ITP IS USING TAP I/F, NC IN 965GM CHIPSET SYSTEM.
 (DEBUG PORT ACTIVE)
 (DBR# TO ICH8M SYS_RST*, AND WITH SYSTEM RESET LOGIC
 (DEBUG PORT RESET)

ITP TCK SIGNAL LAYOUT NOTE:
 ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
 TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
 CONNECTOR'S FBO PIN.

CPU ITP700FLEX DEBUG
 SYNC_MASTER=MASTER SYNC_DATE=5/23/05

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	NONE	SHT	13 OF 106



NB CPU Interface

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D	DRAWING NUMBER: 051-7559	REV.: H
	SCALE: NONE	SHEET: 14 OF 106	

LVDS Disable
 Can leave all signals NC if LVDS is not implemented.
 Tie VCC_TX_LVDS and VCCA_LVDS to GND.
 If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:
 Composite: DACA only
 S-Video: DACB & DACC only
 Component: DACA, DACB & DACC
 Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.



TV-Out Disable / CRT Enable
 Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_CRT_DAC can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable
 Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable
 Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND.
 Can tie the following rails to GND:
 VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.


NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable
 Follow instructions for LVDS and CRT & TV-Out Disable above. Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
 Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
 Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
 Tie VCCA_DPLL and VCCA_DPLLb to VCC (VCore).
 Tie VCC_AXG and VCC_AXG_NCTF to GND.
 Leave GFX_VID<3..0> and GFX_VR_EN as NC.



NB PEG / Video Interfaces
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	106
NONE	15		



NB_CFG<3>	RESERVED
NB_CFG<4>	RESERVED
NB_CFG<5>	High = DMIX4 DMI x2 Select Low = DMIX2
NB_CFG<6>	RESERVED
NB_CFG<7>	RESERVED
NB_CFG<8>	RESERVED
NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
NB_CFG<10>	RESERVED
NB_CFG<11>	RESERVED
NB_CFG<12>	See Below
NB_CFG<13>	See Below
NB_CFG<14>	RESERVED
NB_CFG<15>	RESERVED
NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
NB_CFG<17>	RESERVED
NB_CFG<18>	RESERVED
NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
NB_CFG<20>	High = Both active Concurrent Low = Only SDVO or PCIe x16

NB_CFG<13:12>
 00 = RESERVED
 01 = XOR Mode Enabled
 10 = All-Z Mode Enabled
 11 = Normal Operation

NB_CFG<8:0> used for debug access

NB_CFG<13:12> require ICT access


NB Misc Interfaces

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	SCALE	SHEET	OF
	NONE	16	106

NOTE: GMCH CL_PWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MWOV, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CL_PWROK to PWROK.




OMIT
U1400
CRESTLINE
FC8GA
(4 OF 10)
DDR SYSTEM MEMORY A

OMIT
U1400
CRESTLINE
FC8GA
(5 OF 10)
DDR SYSTEM MEMORY B

NB DDR2 Interfaces
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	REV.
NONE	17	106	



NCTF balls are Not Critical To Function
 These connections can break without impacting part performance.

2008 2084 1703 707 =PPVCORE_S0_NB
 1310 mA (Ext Graphics)
 1573 mA (Int Graphics)


3102 3002 2008 1502 744 =PPIV8_S3M_MEM_NB
 3300 mA (2 ch, 667MHz)
 2700 mA (2 ch, 533MHz)
 1700 mA (1 ch, 667MHz)
 1395 mA (1 ch, 533MHz)
 5 mA (standby)

4883 2105 1705 787 =PPVCORE_S0_NB_GFX
 7700 mA (Int Graphics)

2008 2084 1707 707 =PPVCORE_S0_NB

2008 1701 707 =PPIV05_S0M_NB_VCCAXM


=PPIV05_S0M_NB_VCCAXM
 540 mA



NB Power 1
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	106
NONE	18		

Current numbers from Crestline EDS, doc #21749.



Current numbers from Crestline EDS, doc #21749.

NB Power 2

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7559	REV. H
	SCALE NONE	SHEET 19	OF 106



U1400
CRESTLINE
FCBGA
(9 OF 10)
VSS

VSS1	AM24
VSS2	AM29
VSS3	AM32
VSS4	AM5
VSS5	AM7
VSS6	AY10
VSS7	AY24
VSS8	AY37
VSS9	AY42
VSS10	AY43
VSS11	AY45
VSS12	AY47
VSS13	AY50
VSS14	B10
VSS15	B20
VSS16	B24
VSS17	B29
VSS18	B30
VSS19	B35
VSS20	B38
VSS21	B43
VSS22	B46
VSS23	B5
VSS24	B8
VSS25	BA1
VSS26	BA17
VSS27	BA18
VSS28	BA2
VSS29	BA24
VSS30	BA25
VSS31	BA25
VSS32	BA4
VSS33	BA4
VSS34	BA49
VSS35	BB8
VSS36	BC16
VSS37	BC24
VSS38	BC25
VSS39	BC26
VSS40	BC40
VSS41	BC51
VSS42	BD13
VSS43	BD2
VSS44	BD28
VSS45	BD45
VSS46	BD48
VSS47	BD5
VSS48	BE1
VSS49	BE19
VSS50	BE23
VSS51	BE30
VSS52	BE42
VSS53	BE51
VSS54	BE8
VSS55	BF12
VSS56	BF16
VSS57	BF36
VSS58	BG19
VSS59	BG2
VSS60	BG24
VSS61	BG29
VSS62	BG39
VSS63	BG48
VSS64	BG5
VSS65	BG51
VSS66	BH17
VSS67	BH30
VSS68	BH44
VSS69	BH46
VSS70	BH8
VSS71	BJ21
VSS72	BJ33
VSS73	BJ38
VSS74	BK4
VSS75	BK42
VSS76	BK46
VSS77	BK15
VSS78	BK17
VSS79	BK25
VSS80	BK29
VSS81	BK36
VSS82	BK40
VSS83	BK44
VSS84	BK6
VSS85	BK8
VSS86	BL11
VSS87	BL13
VSS88	BL19
VSS89	BL22
VSS90	BL37
VSS91	BL47
VSS92	C12
VSS93	C16
VSS94	C19
VSS95	C28
VSS96	C29
VSS97	C33
VSS98	C36
VSS99	C41

U1400
CRESTLINE
FCBGA
(10 OF 10)
VSS














VSS199	M11
VSS200	M39
VSS201	M43
VSS202	M47
VSS203	M5
VSS204	M7
VSS205	T13
VSS206	Y2
VSS207	Y41
VSS208	Y45
VSS209	Y49
VSS210	Y5
VSS211	Y50
VSS212	Y11
VSS213	P29
VSS214	T29
VSS215	T31
VSS216	T33
VSS217	R28
VSS218	AA32
VSS219	AB32
VSS220	AD32
VSS221	AF28
VSS222	AF29
VSS223	AT27
VSS224	AV25
VSS225	H50
VSS226	
VSS227	
VSS228	
VSS229	
VSS230	
VSS231	
VSS232	
VSS233	
VSS234	
VSS235	
VSS236	
VSS237	
VSS238	
VSS239	
VSS240	
VSS241	
VSS242	
VSS243	
VSS244	
VSS245	
VSS246	
VSS247	
VSS248	
VSS249	
VSS250	
VSS251	
VSS252	
VSS253	
VSS254	
VSS255	
VSS256	
VSS257	
VSS258	
VSS259	
VSS260	
VSS261	
VSS262	
VSS263	
VSS264	
VSS265	
VSS266	
VSS267	
VSS268	
VSS269	
VSS270	
VSS271	
VSS272	
VSS273	
VSS274	
VSS275	
VSS276	
VSS277	
VSS278	
VSS279	
VSS280	
VSS281	
VSS282	
VSS283	
VSS284	
VSS285	
VSS286	

Crestline Thermal Diode Pins
Mainly for investigation. If not used,
alias these nets directly to GND.

NB Grounds
SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	106
NONE	20		



NB Standard Decoupling	
SYNC_MASTER=WFERRY	SYNC_DATE=06/15/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	106
NONE	21		

Current numbers from Crestline EDS Addendum, doc #20127.



D
C
B
A

D
C
B
A

HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED Pds
HDA_SDOOT	INTEGRATED PD
ACC_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE: D	DRAWING NUMBER: 051-7559	REV.: H
	SCALE: NONE	SHEET: 23 OF 106	

NOTE: ALL IDE PINS HAVE INTERNAL 30-ohm SERIES RES



SB PCI, PCIe, DMI, USB
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



2483 2207 2202 704 =PP3V3_S0_SB_GPIO
701 =PP3V3_S5_SB_GPIO




U2300 Pin	Signal Name	Function
73A3 4708	SMB_CLK	SMBCLK
73A3 4709	SMB_DATA	SMBDATA
74A3	CLINK_WLAN_RESET_L	LINKALERT*
73A3 47A8	SMB_MR_CLK	SMLINK0
73A3 47A9	SMB_MR_DATA	SMLINK1
24A5	PM_RI_L	RI*
46B4 44C5 6C2	PM_SUS_STAT_L	SUS_STAT*/LPCPD*
44B8 27C5	PM_SYSRST_L	SYS_RESET*
15B6	PM_BMBUSY_L	BMBUSY*/GPIO0
46B4 24A7 6C2	LINDACARD_GPIO	SMBALERT*/GPIO11
		STP_PCI*/GPIO15
		STP_CPU*/GPIO25
		CLKRUN*/GPIO32
		WAKE*
		SERRIQ
		THRM*
8B4	VR_PWRGD_CLKEN	VRMPWRGD
		TP7
37A5 24A5	PCI_PME_FW_L	TACH1/GPIO1 INT PU
24B5	TP_SB_GPIO6	TACH2/GPIO6 INT PU
		TACH3/GPIO7 INT PU
		GPIO8
24A5 8B4	EXTGPU_RST_L	TACH0/GPIO17 INT PU
		GPIO18
		GPIO20 INT PU
		SCLK/GPIO22
24A5	SATA_B_PWR_EN_L	QRT_STATE0/GPIO27
24A7	FWH_MFG_MODE	QRT_STATE1/GPIO28
8B4	SB_SATA_CLKREQ_L	SATACLKREQ*/GPIO35
		SLOAD/GPIO38
		SDATAOUT0/GPIO39
		SDATAOUT1/GPIO48
		SPKR INT PU
15A3	NB_SB_SYNC_L	MCH_SYNC*
		TP3 INT PU

Test access required for XOR chain testing.

NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CLPWROK to PWROK.


NOTE: DPRSLEPVR HAS INT 20K PD ENABLED AT BOOT/RESET FOR STRAPPING FUNCTION
PM_LAN_ENABLE must remain deasserted until VccCL3_3, VccLAN3_3 and VccLAN1_05 have been up for at least 1ms.

LAYOUT NOTE:
PLACE R2511-16 WHERE PHYSICALLY ACCESSIBLE




SB Pwr Mgt, GPIO, Clink
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	106
NONE	25		



NOTE:
 VccHDA and VccSusHDA can be 1.5V or 3.3V depending on VIO of HD Audio interface.
 Current figures provided assume 1.5V.



SB Power & Ground			
SYNC_MASTER=T9_MLB		SYNC_DATE=10/30/2006	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SCALE	SHEET	OF	REV.
NONE	26	106	H



SB Decoupling

SYNC_MASTER=WFERRY SYNC_DATE=06/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="font-size: small;">SIZE</td> <td style="font-size: small;">DRAWING NUMBER</td> <td style="font-size: small;">REV.</td> </tr> <tr> <td style="text-align: center;">D</td> <td style="text-align: center;">051-7559</td> <td style="text-align: center;">H</td> </tr> <tr> <td style="font-size: x-small;">SCALE</td> <td style="font-size: x-small;">SHEET</td> <td style="font-size: x-small;">OF</td> </tr> <tr> <td style="text-align: center;">NONE</td> <td style="text-align: center;">27</td> <td style="text-align: center;">106</td> </tr> </table>	SIZE	DRAWING NUMBER	REV.	D	051-7559	H	SCALE	SHEET	OF	NONE	27	106
SIZE	DRAWING NUMBER	REV.											
D	051-7559	H											
SCALE	SHEET	OF											
NONE	27	106											

Platform Reset Connections


Unbuffered

Buffered



RTC Battery Connector



SB RTC Crystal Circuit



This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.
Silk: "SYS RST"



Pulled a new APN for U2803(0.6mm max 2-input NAND gate-APN:311S0304 It may take a few days before this is done through This will allow us to sequence this part under wireless card

Initial resistor values are based on CRB, but may change after characterization.

SB Misc	
SYNC_MASTER=NB SYNC_DATE=07/26/2005	
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	REV.
NONE	28	106	

SELIGO RECOMMEND TO REMOVE L2903,R2900,C2907,C2910
R2901,L2902,C2916,C2911,C2914 and R2902

ORIGINAL DESIGN:
USE 155S0302 FOR L2902(R2906) AND L2903(R2907)
STUFF C2907,C2910,C2916,C2911,C2914
USE 2.2OHM FOR R2900,R2901 AND 1OHM FOR R2902

NEED TO CHECK CAP VALUE


CRITICAL



CRITICAL


U2900

SLG2AP101



FCTSEL1	PIN 6	PIN 7	PIN 10	PIN 11
0	DOT96T	DOT96C	100MT_SST	100MC_SST
1	27M NON SPREAD	27M SPREAD	SRCT0	SRCC0

* FOR INT. GRAPHIC SYSTEM
* FOR EXT. GRAPHIC SYSTEM



(EACH POWER PIN PLACED ONE 0.1UF)
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

(FROM ICH8M GPIO15 STPPCI*)
(FROM ICH8M GPIO25 STPCPU*)


- (CPU HOST 133/167MHZ)
- (GMCH HOST 133/167MHZ)
- (ITP HOST 133/167MHZ)
- (GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)
- (SLOT F - GPU PCI-E 100 MHZ)
- (ICH8M DMI 100 MHZ)
- (SLOT D - 4 LANE PCI-E FOR EXPRESSCARD)
- (ICH SATA 100 MHZ)
(FROM ICH8M GPIO35)
- (GMCH G_CLKIN 100 MHZ)
(FROM GMCH CLK_REQ*)
- (WIRELESS PCI-E 100 MHZ)
- (DB400 SRC)
- (SLOT E)
- (GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)
- (FROM ICH8M)
- (ICH8M USB 48MHZ)
- (ICH8M,SIO,LPC REF. 14.318MHZ)

0 = VTT_PWRGD#/PD
1 = CKPWRGD/PD#
U2900 HAS INTERNAL PU ON PGMODE
475 OHM FOR CK410M
COMPATIBILITY
STUFF R2905 FOR CK410M MODE




Clock (CK505)
SYNC_MASTER=DSIMON SYNC_DATE=06/06/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER: D 051-7559 H
SCALE: NONE SHEET: 29 OF 106

CLK Termination



CLKREQ Controls




FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	1	166M
0	1	0	200M
1	1	0	400M
1	1	1	Resrvd
1	0	1	100M
1	0	0	333M


NOSTUFF R3082, R3086, R3090
 FOR MANUAL CPU FREQUENCY
 CPU speed is currently set to 200MHZ

Clock Termination
 SYNC_MASTER=DSIMON-WF SYNC_DATE=06/06/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER: **D 051-7559** REV. H
 SCALE: NONE SHEET: 30 OF 106



DDR2 VRef
One 0.1uF per connector




Yellow uses 10K divider and TLV2463 to drive MCH and DIMM connectors. (See Capell Valley pg 47)


Page Notes

- Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)
- Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA
- BOM options provided by this page: (NONE)

DDR2 Bypass Caps
(For return current)





The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.




DDR2 SO-DIMM Connector A
 SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D	DRAWING NUMBER	REV.
	051-7559	H
SCALE	SHT	OF
NONE	31	106




=PPSPD_S0_MEM
 =I2C_SODIMMA_SDA
 =I2C_SODIMMA_SCL

516-0135 ADDR=0xA0 (WR) / 0xA1 (RD)



DDR2 VREF (FOR CONNECTOR B)

One 0.1uF per connector




Yellow uses 10K divider and TLV2463 to drive MCH and DIMM connectors. (See Capell Valley pg 47)

Page Notes



- Power aliases required by this page:
 - =PPIV8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)
 - Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA
 - BOM options provided by this page: (NONE)
- NOTE: This page does not supply VREF. The reference voltage must be provided by another page.

DDR2 Bypass Caps

(For return current)



The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.



DDR2 SO-DIMM Connector B

SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D	DRAWING NUMBER: 051-7559	REV.: H
	SCALE: NONE	SHT: 32	OF: 106

Pin	Signal	Pin	Signal
1	VREF	41	VSS17
2	VSS0	42	VSS17
3	DQ0	43	DQ20
4	DQ1	44	DQ21
5	VSS4	45	VSS18
6	DQ2	46	DQ17
7	DQ3	47	VSS18
8	VSS8	48	DQ18
9	DQ4	49	DQ19
10	DQ5	50	VSS23
11	VSS12	51	DQ24
12	DQ6	52	DQ25
13	DQ7	53	DQ26
14	VSS16	54	DQ27
15	DQ8	55	VSS25
16	DQ9	56	DM3
17	VSS10	57	NC1
18	DQ10	58	VSS27
19	DQ11	59	DQ28
20	VSS14	60	DQ29
21	DQ12	61	DQ30
22	DQ13	62	DQ31
23	DQ14	63	VSS30
24	DQ15	64	NC/CKE1
25	VSS18	65	VDD1
26	DQ16	66	VDD0
27	DQ17	67	NC2
28	VSS22	68	BA2
29	DQ18	69	VDD2
30	DQ19	70	A12
31	VSS26	71	A9
32	DM2	72	A8
33	VSS22	73	VDD4
34	DQ20	74	A5
35	DQ21	75	A3
36	VSS19	76	A0
37	DQ22	77	VDD6
38	DQ23	78	A10/AP
39	VSS24	79	BA0
40	DQ24	80	WE*
41	DQ25	81	VDD8
42	DQ26	82	CAS*
43	DQ27	83	NC/S1*
44	VSS28	84	VDD10
45	DQ28	85	NC3
46	DQ29	86	NC
47	DQ30	87	VSS32
48	DQ31	88	DQ36
49	VSS30	89	DQ37
50	MEM_CKE<3>	90	VSS34
51	NC	91	DQ38
52	VSS27	92	VSS35
53	DQ32	93	DQ39
54	DQ33	94	VSS37
55	VSS33	95	DQ40
56	DQ34	96	DQ41
57	DQ35	97	VSS40
58	VSS38	98	DM5
59	DQ36	99	VSS41
60	DQ37	100	DQ42
61	VSS44	101	DQ43
62	DQ38	102	VSS43
63	DQ39	103	DQ44
64	VSS37	104	DQ45
65	DQ40	105	VSS44
66	DQ41	106	DQ46
67	VSS40	107	DQ47
68	DM5	108	VSS44
69	VSS41	109	DQ48
70	DQ42	110	DQ49
71	DQ43	111	VSS45
72	VSS43	112	NC_TEST
73	DQ44	113	VSS47
74	DQ45	114	DQ56*
75	VSS44	115	DQ56*
76	DQ46	116	DQ56*
77	DQ47	117	DQ56*
78	VSS44	118	DQ56*
79	DQ48	119	DQ56*
80	DQ49	120	DQ56*
81	VSS45	121	DQ56*
82	NC_TEST	122	DQ56*
83	VSS47	123	DQ56*
84	DQ56*	124	DQ56*
85	DQ56*	125	DQ56*
86	DQ56*	126	DQ56*
87	DQ56*	127	DQ56*
88	DQ56*	128	DQ56*
89	DQ56*	129	DQ56*
90	DQ56*	130	DQ56*
91	DQ56*	131	DQ56*
92	DQ56*	132	DQ56*
93	DQ56*	133	DQ56*
94	DQ56*	134	DQ56*
95	DQ56*	135	DQ56*
96	DQ56*	136	DQ56*
97	DQ56*	137	DQ56*
98	DQ56*	138	DQ56*
99	DQ56*	139	DQ56*
100	DQ56*	140	DQ56*
101	DQ56*	141	DQ56*
102	DQ56*	142	DQ56*
103	DQ56*	143	DQ56*
104	DQ56*	144	DQ56*
105	DQ56*	145	DQ56*
106	DQ56*	146	DQ56*
107	DQ56*	147	DQ56*
108	DQ56*	148	DQ56*
109	DQ56*	149	DQ56*
110	DQ56*	150	DQ56*
111	DQ56*	151	DQ56*
112	DQ56*	152	DQ56*
113	DQ56*	153	DQ56*
114	DQ56*	154	DQ56*
115	DQ56*	155	DQ56*
116	DQ56*	156	DQ56*
117	DQ56*	157	DQ56*
118	DQ56*	158	DQ56*
119	DQ56*	159	DQ56*
120	DQ56*	160	DQ56*
121	DQ56*	161	DQ56*
122	DQ56*	162	DQ56*
123	DQ56*	163	DQ56*
124	DQ56*	164	DQ56*
125	DQ56*	165	DQ56*
126	DQ56*	166	DQ56*
127	DQ56*	167	DQ56*
128	DQ56*	168	DQ56*
129	DQ56*	169	DQ56*
130	DQ56*	170	DQ56*
131	DQ56*	171	DQ56*
132	DQ56*	172	DQ56*
133	DQ56*	173	DQ56*
134	DQ56*	174	DQ56*
135	DQ56*	175	DQ56*
136	DQ56*	176	DQ56*
137	DQ56*	177	DQ56*
138	DQ56*	178	DQ56*
139	DQ56*	179	DQ56*
140	DQ56*	180	DQ56*
141	DQ56*	181	DQ56*
142	DQ56*	182	DQ56*
143	DQ56*	183	DQ56*
144	DQ56*	184	DQ56*
145	DQ56*	185	DQ56*
146	DQ56*	186	DQ56*
147	DQ56*	187	DQ56*
148	DQ56*	188	DQ56*
149	DQ56*	189	DQ56*
150	DQ56*	190	DQ56*
151	DQ56*	191	DQ56*
152	DQ56*	192	DQ56*
153	DQ56*	193	DQ56*
154	DQ56*	194	DQ56*
155	DQ56*	195	DQ56*
156	DQ56*	196	DQ56*
157	DQ56*	197	DQ56*
158	DQ56*	198	DQ56*
159	DQ56*	199	DQ56*
160	DQ56*	200	DQ56*

516-0135 ADDR=0xA4 (WR) / 0xA5 (RD)

One cap for each side of every RPAK, one cap for every two discrete resistors
 BOMOPTION shown at the top of each group applies to every part below it




LAYOUT NOTE: PLACE ONE CAP CLOSE TO EVERY TWO PULLUP RESISTORS TERMINATED TO PP0V9_S0_MEM_TERM

Memory Active Termination


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	D	DRAWING NUMBER	051-7559	REV.	H
SCALE	NONE	SHT	33	OF	106



AIRPORT CONNECTOR

SYNC_MASTER=ENET SYNC_DATE=08/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE		SHT	OF
NONE		34	106

Page Notes

Power aliases required by this page:
 - =PP3V3_ENET_PHY (EC / Ultra)
 - =PP1V8R2V5_ENET_PHY (2.5V / 1.8V)
 - =YUKON_EC_PP2V5_ENET (2.5V / GND)
 - =PP1V2_ENET_PHY

Signal aliases required by this page:
 - =ENET_CLKREQ_L (NC/TP for Yukon EC)
 - =ENET_VMAIN_AVLBL

BOM options provided by this page:
 YUKON_EC - Selects Yukon EC RSET value.
 YUKON_ULTRA - Selects Yukon Ultra RSET.

NOTE: Yukon IC and EEPROM are OMITTED on this page. Proper part numbers must be called out elsewhere.


NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.

	Yukon EC	Yukon Ultra
No link:	171 mA	130 mA
10 Mbps:	179 mA	130 mA
100 Mbps:	203 mA	150 mA
1000 Mbps:	426 mA	290 mA

	Yukon EC	Yukon Ultra
No link:	4 mA	60 mA
10 Mbps:	4 mA	70 mA
100 Mbps:	4 mA	70 mA
1000 Mbps:	4 mA	80 mA

	Yukon EC (2.5V)	Yukon Ultra (1.8V)
No link:	82 mA	0 mA
10 Mbps:	108 mA	30 mA
100 Mbps:	126 mA	40 mA
1000 Mbps:	218 mA	150 mA

#A4 =YUKON_EC_PP2V5_ENET
 Yukon EC: Alias to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF & 1x 0.001uF caps
 Yukon Ultra: Alias to GND



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0285	1	RES, 4.87K, 1%, 1/16W, 0402, LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:
 - Alias =YUKON_EC_PP2V5_ENET to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF and 1x 0.001uF caps
 - Use 0-ohm resistors or variable supply to provide 1.8V or 2.5V to =PP1V8R2V5_ENET_PHY
 - Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
 - Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)
 SYNC_MASTER=USB SYNC_DATE=10/07/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.

SIZE	D	DRAWING NUMBER	051-7559	REV.	H
SCALE	NONE	SHT	37	OF	106

ENET Enable Generation


"ENET" = "S0" || AC

3.3V ENET FET





Name	PM_SLP_S3_L	SMC_ADAPTER_EN	PM_ENET_EN_L	PM_ENET_EN	Yukon Power
Logic	S0	AC			Powered by S3
S0 on Battery	High (3.3V)	Low (0V)	Low (0V)	High (3.3V)	Power
S3 on Battery	Low (0V)	Low (0V)	High (3.3V)	Low (0V)	Power
S0 on AC	High (3.3V)	High (3.3V)	Low (0V)	High (3.3V)	Power
S3 on AC	Low (0V)	High (3.3V)	Low (0V)	High (3.3V)	Power
S5 on anything	N/A	N/A	N/A	N/A	No Power

1.9V ENET LDO



$$V_{out} = 1.2246V * (1 + R3821 / R3822)$$

1.2V ENET LDO




Yukon Power Control

SYNC_MASTER=USB SYNC_DATE=10/07/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.
 D 051-7559 H

SCALE SHEET OF
 NONE 38 OF 106



ETHERNET CONNECTOR

OMIT
CRITICAL
J3900
RJ45-M71
F-RT-TH

514-0443

MIN_NECK_WIDTH=0.25MM
ENET_BOB_SMITH_CAP
MIN_LINE_WIDTH=0.6MM
CRITICAL
C3910
10000PF
10V
50V
CERM
1206

PLACE C3911 AND C3912
ON EACH SIDE OF J3900

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0443	1	CONN, 8P RJ-45 JACK, TH, MG3, LF	J3900	CRITICAL	NORMAL
514-0475	1	CONN, 8P RJ-45 JACK, TH, BLACK, LF	J3900	CRITICAL	FANCY

ETHERNET CONNECTOR
 SYNC_MASTER=USB SYNC_DATE=09/14/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7559	H
SCALE		SHT	OF
NONE		39	106

Page Notes

INPUT:
 =PPBUS_FW - PORT POWER
 =PP3V3_S5_FW - DIGITAL POWER
 =GND_CHASSIS_FW_PORT0 - CHASSIS GROUND
 =FWPWR_PWRON - ADDITIONAL POWER CONTROL

INPUT/OUTPUT:
 FW_TPA0_P/N,FW_TPBO_P/N,FW_TPBAS0 - FIREWIRE DIFF PAIRS

OUTPUT:
 FW_PCO - POWER CLASS IDENTIFIER (SINGLE PORT - TIE LOW)

PAGE HISTORY



- 5/19/05 - INITIAL REVISION
- 6/22/05 - CHANGED DIFF PAIR NAMES TO MATCH REUSE
- 6/22/05 - REMOVED CONSTRAINTS BECAUSE USING ALLEGRO CONST MANAGER
- 6/26/05 - CONNECTED FW_PCO FOR SINGLE PORT
- 6/26/05 - UPDATED LATE-VG POWER RAIL CIRCUIT FROM M1
- 7/26/05 - CHANGED CONNECTOR PORT NAMING TO PORT0
- 7/26/05 - SWITCHED TO 514-014 FOR PRE-BROD CONNECTOR
- 7/26/05 - REMOVED R4520 - IT HASN'T BEEN STUFFED FOR MANY PRODUCTS
- 7/26/05 - CHANGED FL4590 TO 1.1A VERSION
- 7/26/05 - REMOVED ETHERNET LOW-POWER MODE CIRCUIT
- 7/26/05 - UPDATED SIGNAL NAMES FOR FW PORT POWER ENABLE

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

Enables port power whenever machine AC Adapter is plugged or system at run state with battery only


PORT POWER CLASS

0 FOR SINGLE PORT
 1 FOR DUAL PORT



[LATE VG NOTES]
 CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V
 IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A 0.5V DROP

LATE-VG DETECTION CIRCUIT




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0456	1	CONN, 6P 1394A RCPT, MIDPLANE, NEG, LP	J4300	CRITICAL	NORMAL
514-0476	1	CONN, 6P 1394A RCPT, MIDPLANE, BLACK, LP	J4300	CRITICAL	FANCY

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0369	155S0326	?	FL4320	MURATA ALTERNATIVE

FIREWIRE PORT
 SYNC_MASTER=GPU SYNC_DATE=07/17/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER: D 051-7559 H
 SCALE: NONE SHEET: 43 OF 106



both pull up resistors on SB page.

CORE RAIL 5V
 ODD detect need less than 100ms include OS latency
 ODD_PWR_EN_L is OD and core well

This signal has integrated series resistor and pull down in ICH8M

Indicates disk presence, to SMC

BLEED CIRCUIT TO DISCHARGE ODD POWER RAIL WHEN ODD IS DISABLED.

PATA CONNECTOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7559	H
SCALE		SHT	OF
NONE		44	106

USB 2.0 CONNECTORS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0310	155S0322	?	L4600, L4601, L4602, L4603, L4604, L4605	MURATA ALTERNATIVE



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0457	2	CONN, 4P USB RCPT, MIDPLANE, MG3, LF	J4600, J4601	CRITICAL	NORMAL
514-0477	2	CONN, 4P USB RCPT, MIDPLANE, BLACK, LF	J4600, J4601	CRITICAL	FANCY


USB EXTERNAL CONNECTORS
 SYNC_MASTER=USB SYNC_DATE=06/30/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	D	DRAWING NUMBER	051-7559	REV.	H
SCALE	NONE	SHT	46	OF	106

GEYSER AND DIMM0 REMOTE TEMP SENSORS



CONNECTOR MISC
 SYNC_MASTER=USB SYNC_DATE=06/29/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT 47 OF 106		
NONE			

IR CYPRESS ENCORE II USB CONTROLLER

BLUETOOTH



IR CONTROLLER & BT INTERFACE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	NONE	051-7559	H
SCALE		SHT	OF
NONE		48	106

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D

D

C



C

B


B

A

A




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.



SMC_P14	MAKE_BASE=TRUE	NC	SMC_P14
SMC_P20	MAKE_BASE=TRUE	NC	SMC_P20
SMC_P21	MAKE_BASE=TRUE	NC	SMC_P21
SMC_P22	MAKE_BASE=TRUE	NC	SMC_P22
SMC_P23	MAKE_BASE=TRUE	NC	SMC_P23
SMC_P26	MAKE_BASE=TRUE	NC	SMC_P26
SMC_P27	MAKE_BASE=TRUE	NC	SMC_P27
SMC_P46	MAKE_BASE=TRUE	NC	SMC_P46
SMC_P44	MAKE_BASE=TRUE	NC	SMC_P44
SMC_P43	MAKE_BASE=TRUE	NC	SMC_P43
SMC_P62	MAKE_BASE=TRUE	NC	SMC_P62
SMC_P63	MAKE_BASE=TRUE	NC	SMC_P63
SMC_P64	MAKE_BASE=TRUE	NC	SMC_P64
SMC_P81	MAKE_BASE=TRUE	NC	SMC_P81
SMC_PF1	MAKE_BASE=TRUE	NC	SMC_PF1


SMC_SYS_KBDLED	MAKE_BASE=TRUE	NC	SMC_SYS_KBDLED
ALS_GAIN	MAKE_BASE=TRUE	NC	ALS_GAIN
SMC_EXCARD_PWR_EN	MAKE_BASE=TRUE	NC	SMC_EXCARD_PWR_EN
SMC_FAN_0_CTL	MAKE_BASE=TRUE	NC	SMC_FAN_0_CTL
SMC_FAN_2_CTL	MAKE_BASE=TRUE	NC	SMC_FAN_2_CTL
SMC_FAN_3_CTL	MAKE_BASE=TRUE	NC	SMC_FAN_3_CTL
SMC_FAN_0_TACH	MAKE_BASE=TRUE	NC	SMC_FAN_0_TACH
SMC_FAN_2_TACH	MAKE_BASE=TRUE	NC	SMC_FAN_2_TACH
SMC_FAN_3_TACH	MAKE_BASE=TRUE	NC	SMC_FAN_3_TACH
ALS_LEFT	MAKE_BASE=TRUE	NC	ALS_LEFT
ALS_RIGHT	MAKE_BASE=TRUE	NC	ALS_RIGHT
SMC_PF0	MAKE_BASE=TRUE	NC	SMC_PF0
SMC_BATT_VSET	MAKE_BASE=TRUE	NC	SMC_BATT_VSET
SMC_SYS_VSET	MAKE_BASE=TRUE	NC	SMC_SYS_VSET
SMC_RSTGATE_L	MAKE_BASE=TRUE	NC	SMC_RSTGATE_L
SMC_GFX_THROTTLE_L	MAKE_BASE=TRUE	NC	SMC_GFX_THROTTLE_L

SMC_GPU_ISENSE	MAKE_BASE=TRUE	SMC_GPU1_ISENSE	6082 60C7
SMC_GPU_VSENSE	MAKE_BASE=TRUE	SMC_GPU1_VSENSE	4881
SMC_P45	MAKE_BASE=TRUE	SMC_ENRGYSTR_LDO_EN	66D3
SMC_PH4	MAKE_BASE=TRUE	SMC_ENRGYSTR_LDO_PGOOD	




SMC
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SMC Reset Button / Brownout Detect



Debug Power Button




SMC Crystal Circuit




Is this the best part to use?

SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1278	353S1381	?	VR5065	TI REF3133


THESE NEED TO BE PULLED TO THE PROPER RAIL:



SMC 1.05V to 3.3V Level Shifting




SMC 3.3V to 1.05V Level Shifting




SYSTEM (SLEEP) LED CURRENT DRIVER

3.3V TO PBUS LEVEL SHIFTING



R5011 CLOSE TO SB



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0071	1	31.6, 1%, 1/16W, MF-LF, 402	R5050	NORMAL
114S0086	1	44.2, 1%, 1/16W, MF-LF, 402	R5050	FANCY

SMC SUPPORT
 SYNC_MASTER=GPU SYNC_DATE=07/17/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER: D 051-7559 H
 SCALE: NONE SHT: 50 OF: 106

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

LPC+ Connector

FWH_INIT_L Generation



LPC+ Debug Connector

SYNC_MASTER=WFERRY SYNC_DATE=06/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7559	H
SCALE	SHT	OF
NONE	51	106

8

7

6

5

4


3

2


1

8 7 6 5 4 3 2 1


ICH8-M SMBus Connections




SMC "0" SMBus Connections




SMC "A" SMBus Connections




SMC "B" SMBus Connections




SMC "Battery A" SMBus Connections



SMC "MANAGEMENT" SMBUS CONNECTIONS



ICH8-M ME SMBus Connections



SMBUS CONNECTIONS

SYNC_MASTER=WFERRY SYNC_DATE=06/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	REV.
NONE	52	106	

8 7 6 5 4 3 2 1


PROCESSOR DCIN VOLTAGE SENSE




CPU CURRENT SENSE




CPU VOLTAGE SENSE



Current Sense Calibration Circuit
Switches in fixed load on power supplies to calibrate current sense circuits



GPU VOLTAGE SENSE



CPU Current & Voltage Sense

SYNC_MASTER=GPU SYNC_DATE=07/17/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7559	H
SCALE	SHT	OF
NONE	53	106


HEAT-PIPE/FIN-STACK TEMPERATURE ZONE



LAYOUT NOTE:
ADD GND GUARD TRACE FOR CPU_THERMD_P AND CPU_THERMD_N LAYER.
10 MIL TRACE
10 MIL SPACING


LAYOUT NOTE:
ROUTE CPU_THERMD_P AND CPU_THERMD_N ON SAME LAYER.
10 MIL TRACE
10 MIL SPACING

CPU TEMPERATURE ZONE



TEMPERATURE SENSE
 SYNC_MASTER=GPU SYNC_DATE=06/21/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	REV.
NONE	55	106	



Preliminary

Fan
 SYNC_MASTER=ENESYNC_DATE=11/10/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SCALE	DRAWING NUMBER		REV.
	NONE	D	051-7559	H
		SHT	OF	
		56	106	



PAGE NOTES

INPUT
 =PP3V3_S3_SMS - 3.3V POWER FOR SMS (STAYS ALIVE IN SLEEP)
 SMS_ONOFF_L - CONNECT TO SMC TO BE ABLE TO PUT SMS INTO LOW-POWER MODE

OUTPUT
 SMS_ACC_*_AXIS - ACCELEROMETER OUTPUT TO SCU

PAGE HISTORY

5/19/2005 - FIRST REVISION OF PAGE
 7/26/2005 - REMOVED BOM TABLE AND UPDATED SYMBOL TO KXM52-2050
 7/28/2005 - CONNECTED PD PIN TO SMC'S SMS_ONOFF_L



SMS

SYNC_MASTER=SMC SYNC_DATE=08/23/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	106
NONE	59		



Preliminary

SPI ROMs

SYNC_MASTER=WFERRY SYNC_DATE=04/26/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	106
NONE	61	106	

AUDIO CODEC
APPLE P/N 353S1538



AUDIO 4.5V REGULATOR
APPLE P/N 353S1576



AUDIO: CODEC

SYNC_MASTER=M70AUDIO

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SATELLITE & SUB TWEETER AMPLIFIER APN:353S1595

SATELLITE 169 HZ < FC < 282 HZ
 SUB 80 HZ < FC < 132 HZ
 GAIN 12DB

VOLTAGE=5V
 MIN_LINE_WIDTH=0.60 MM
 MIN_NECK_WIDTH=0.20 MM
 5408 5488 7A7 6D1 =PP5V_S0_AUDIO_AMP

VOLTAGE=5V
 MIN_LINE_WIDTH=0.30 MM
 MIN_NECK_WIDTH=0.20 MM

MIN_LINE_WIDTH=0.30 mm
 MIN_NECK_WIDTH=0.20 mm
 5404 SPKRAMP_R_P_OUT

MIN_LINE_WIDTH=0.30 mm
 MIN_NECK_WIDTH=0.20 mm
 5404 SPKRAMP_R_N_OUT

RIGHT SATELLITE

MIN_LINE_WIDTH=0.30 mm
 MIN_NECK_WIDTH=0.20 mm
 5404 SPKRAMP_L_P_OUT

MIN_LINE_WIDTH=0.30 mm
 MIN_NECK_WIDTH=0.20 mm
 5404 SPKRAMP_L_N_OUT

LEFT SATELLITE

MIN_LINE_WIDTH=0.30 mm
 MIN_NECK_WIDTH=0.20 mm
 5404 SPKRAMP_SUB_P_OUT

MIN_LINE_WIDTH=0.30 mm
 MIN_NECK_WIDTH=0.20 mm
 5404 SPKRAMP_SUB_N_OUT

SUB-TWEETER

MIN_LINE_WIDTH=0.60 MM
 MIN_NECK_WIDTH=0.20 MM
 5408 5488 5A4 8A4 =GND_AUDIO_AMP

AUDIO: SPEAKER AMP

SYNC_MASTER=M70AUDIO SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7559	H
SCALE	SHT	OF
NONE	66	106

AUDIO JACK 1: LO/HP CONNECTOR, SPDIF TX

MIC CONNECTOR

APN:518S0392

CRITICAL
J6701
48227-0301
M-RT-SM1

SPEAKER CONNECTOR

APN:518S0519

CRITICAL
J6702
78171-0002
M-RT-SM

CRITICAL
J6703
78171-0004
M-RT-SM

APN:518S0521

XW6705

MIC EMI FILTER

AUDIO JACK 2: LINE IN CONNECTOR, SPDIF RX

AUDIO: JACK

SYNC_MASTER=M70AUDIO SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7559 H

SCALE NONE SHEET 67 OF 106

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0459	1	CONN, 3.5MM COMBO AUDIO OUT, RA, NEG, LP	J6700	CRITICAL	NORMAL
514-0458	1	CONN, 3.5MM COMBO AUDIO IN, RA, NEG, LP	J6750	CRITICAL	NORMAL
514-0479	1	CONN, 3.5MM COMBO AUDIO OUT, RA, BLACK, LP	J6700	CRITICAL	FANCY
514-0478	1	CONN, 3.5MM COMBO AUDIO IN, RA, BLACK, LP	J6750	CRITICAL	FANCY




CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP OUT	0X0F (15)	0X05 (5)	0X15 (21,PORTA)	VREF_A(100%)	0X15 (21,PORTA)
SAT SPKR	0X26 (38)	0X25 (37)	0X14 (20,PORTD)	GPIO 0	N/A
SUB SPKR	0X0E (14)	0X04 (4)	0X16 (22,PORTG)	GPIO 0	N/A
SPDIF OUT	N/A	0X06 (6)	0X1E (30,SPDIF OUT)	N/A	0X1B (27,PORTE)

CODEC INPUT SIGNAL PATHS

FUNCTION	MIXER	VOLUME	MUTE CONTROL	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X23 (35)	0X08 (8)	0X08 (8)	0X08 (8)	0X1A (26,PORTC)	N/A	0X1A (26,PORTC)
MIC IN	0X24 (36)	0X07 (7)	0X07 (7)	0X07 (7)	0X18 (24,PORTB)	VREF_B (80%)	N/A
SPDIF IN	N/A	N/A	N/A	0X0A (10)	0X1F (31,SPDIF IN)	N/A	N/A

PORT A DETECT PORT E DETECT (SPDIF DELEGATE)



HP/LO DE-POP SWITCH
APN:353S1459

PORT A HP/LO

PLACE L6800/C6800 CLOSE TO Q6800
L6800
PERR-1000-OHM


PORT C LI

Line-in (PORT C) DETECT


AUDIO: JACK TRANSLATORS
SYNC_MASTER=M7AUDIO SYNC_DATE=03/12/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7559	H
SCALE		SHT	OF
NONE		68	106

DC-JACK INTERFACE




BATTERY INTERFACE



DC-In & Battery Connectors
 SYNC_MASTER=POWER NC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LID HALL EFFECT SENSOR




APPLE INC.

SIZE	D	DRAWING NUMBER	051-7559	REV.	H
SCALE	NONE	SHT	69	OF	106

S0 FETS & POWER SEQUENCING & PGOOD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0448	376S0445	?	Q7000	



S0 FETS & Power Sequencing
 SYNC_MASTER=DSIMON-WF SYNC_DATE=05/31/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2007/01/02

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHEET	OF	TOTAL
NONE	70	OF	106



DPRSLPVR	DPRSTP*	PSI*	Operation Mode
0	1	1	2-Phase CCM
0	1	0	1-Phase CCM
1	0	1	1-Phase DCM
1	0	0	1-Phase DCM

PWM FREQ. = 300 kHz
MAX CURRENT = 44A

NOTE 1: C7132,C7133 = 27.4 OHM FOR VALIDATING CPU ONLY.

R1100/R1101 **ON THE CPU PAGE** PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED

IMVP6 CPU VCore REGULATOR

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
5982 IMVP6_PHASE1	1.5 MM	0.25 MM
5982 IMVP6_BOOT1	0.25 MM	0.25 MM
5982 IMVP6_UGATE1	1.5 MM	0.25 MM
5982 IMVP6_LGATE1	1.5 MM	0.25 MM
5982 IMVP6_ISEN1	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
5982 IMVP6_PHASE2	0.25 MM	0.25 MM
5982 IMVP6_BOOT2	0.25 MM	0.25 MM
5982 IMVP6_UGATE2	0.25 MM	0.25 MM
5982 IMVP6_LGATE2	0.25 MM	0.25 MM
5982 IMVP6_ISEN2	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
5982 IMVP6_OCSET	0.25 MM	0.20 MM
5982 IMVP6_VSUM	0.25 MM	0.20 MM
5982 GND_IMVP6_SGND	0.50 MM	0.20 MM
5982 IMVP6_VO	0.25 MM	0.20 MM
5982 IMVP6_DROOP	0.25 MM	0.20 MM
5982 IMVP6_DFB	0.25 MM	0.20 MM
5982 IMVP6_SOFT	0.25 MM	0.20 MM
5982 IMVP6_RBIAS	0.25 MM	0.20 MM
5982 IMVP6_VDIFF	0.25 MM	0.20 MM
5982 IMVP6_FB2	0.25 MM	0.20 MM
5982 IMVP6_FB	0.25 MM	0.20 MM
5982 IMVP6_COMP	0.25 MM	0.20 MM
5982 IMVP6_VW	0.25 MM	0.25 MM
5982 CPU_VCCSENSE_P	0.25 MM	0.25 MM
5982 CPU_VCCSENSE_N	0.25 MM	0.25 MM
5982 IMVP6_RTN	0.25 MM	0.25 MM
5982 IMVP6_VSEN	0.25 MM	0.25 MM

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7101,C7108	KEMET T520V336M016ATE0457690
128S0093	128S0092	?	C7109,C7117	KEMET T520V336M016ATE0457690

IMVP6 CPU VCore Regulator


SYNC_MASTER=POWER SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2007/01/23

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7559	H
SCALE		SHT	OF
NONE		71	106

RENDER VCORE POWER SUPPLY



PWM FREQ. = 333 kHz
MAX CURRENT = 7.7A
=PPVCore_S0_NB_GFX_IMVP

Placement Note:
PLACE C7221 NEAR U7201 PIN 7
PLACE RC CLOSE TO SMC
SMC GPU_ISENSE 44A2 6007

	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
60C5 GCORE_PHASE	1 MM	0.25 MM	4893
60C5 GCORE_BOOT	0.3 MM	0.25 MM	4894
60C5 GCORE_UGATE	1 MM	0.25 MM	4895
60C5 GCORE_LGATE	1 MM	0.25 MM	4896
60C5 GCORE_BOOT_RC	0.3 MM	0.25 MM	4897
60C5 GND_GCORE_SGND	0.6 MM	0.25 MM	4898
60C5 GCORE_VDD	0.3 MM	0.25 MM	4899
60C5 GCORE_PVCC	0.3 MM	0.25 MM	4900
60C5 GCORE_VIN	0.3 MM	0.25 MM	4901
60C5 GCORE_DROOP	0.3 MM	0.25 MM	4902
60C5 GCORE_VSUM	0.3 MM	0.25 MM	4903
60C5 GCORE_DFB	0.3 MM	0.25 MM	4904

	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
60B5 GCORE_OCSET	0.3 MM	0.25 MM	4895
60B5 GCORE_VW	0.3 MM	0.25 MM	4896
60B5 GCORE_RTN	0.3 MM	0.25 MM	4897
60B5 GCORE_VSEN	0.3 MM	0.25 MM	4898
60B5 GCORE_RBIAAS	0.3 MM	0.25 MM	4899
60B5 GCORE_SOFT	0.3 MM	0.25 MM	4900
60B5 GCORE_COMP	0.3 MM	0.25 MM	4901
60B5 GCORE_FB	0.3 MM	0.25 MM	4902
60B5 GCORE_VDIFF	0.3 MM	0.25 MM	4903
60B5 GCORE_FB_RC	0.3 MM	0.25 MM	4904
60B5 GCORE_VDIFF_RC	0.3 MM	0.25 MM	4905

Render VCore Supplies
SYNC_MASTER=GPU SYNC_DATE=06/29/2006


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7559	H
SCALE		SHT	OF
NONE		72	106

1.5V/1.05V POWER SUPPLY

State	PM_SLP_S3_L	PP1V5_S0	PP1V05_S0
S0	HIGH	1.5V	1.05V
S3/S5/G3Hot	LOW	0.0V	0.00V



$V_{out} = 0.758V * (1 + R_c / R_d)$

$V_{out} = 0.758V * (1 + R_a / R_b)$

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7380, C7340	KEMET T820V336M016AT80457460
104S0023	104S0018	?	R7302	CYRTEC RL-1632-3A-R002-PBH

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0448	376S0445	?	Q7360	

Routing Note:
The discharge path (VO2) should have a dedicated trace to the output cap; separate from the output voltage sensing trace.

Routing Note:
put 6 vias under the thermal pad (pin 25)

"note: pu on pgood page"

PWM FREQ. = 300 kHz
MAX CURRENT = 8A
=PP1V05_S0_REG
VOLTAGE=1.05V
MIN LINE WIDTH=1.5 mm
MIN NECK WIDTH=0.25 mm

PWM FREQ. = 360 kHz
MAX CURRENT = 4A
=PP1V5_S0_REG
VOLTAGE=1.5V
MIN LINE WIDTH=1.5 mm
MIN NECK WIDTH=0.25 mm

LATEST ISSUE: 2006/12/22

APPLE INC.


SIZE	D	DRAWING NUMBER	051-7559	REV.	H
SCALE	NONE	SHT	73	OF	106

1.5V / 1.05V Supplies
SYNC_MASTER=POWER
SYNC_DATE=07/13/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

1.8V/0.9V POWER SUPPLY

State	PM_SLP_S4	IPM_SLP_S3	IPP1V8_S3	PP0V9_S0
S0	HIGH	HIGH	1.8V	0.9V
S3	HIGH	LOW	1.8V	0.0V
S5/G3Hot	LOW	LOW	0.0V	0.0V

$$V_{out} = 0.75V * (1 + \frac{R_a}{R_b})$$



PWM FREQ. = 400 kHz
MAX CURRENT = 10.75A

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
128S0093	128S0092	?	C7530	SEMTEC T520V336M016ATE0457650
104S0023	104S0018	?	R7502	CYNTEC RL-1632-3A-R002-FRH

1.8V/0.9V Supplies
SYNC_MASTER=POWER SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	REV.
NONE	75	106	

5V/3.3V POWER SUPPLY

State	SMC_PM_G2_EN	PP3V3_G3H	PP5V_S5	PP3V3_S5
G3H	LOW	3.3V	0.0V	0.0V
S0/S3/S5	HIGH	3.3V	5.0V	3.3V

$$V_{out} = 1V * (1 + R_a / R_b)$$

$$V_{out} = 1V * (1 + R_c / R_d)$$



PWM FREQ. = 280 kHz
MAX CURRENT = 7.5A

PWM FREQ. = 430 kHz
MAX CURRENT = 5A

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7682, C7680	KEMET T520V336M016AT0457610
128S0093	128S0092	?	C7640	KEMET T520V336M016AT0457610
376S0448	376S0445	?	Q7620	KEMET T520V336M016AT0457610
152S0693	152S0133	?	L7620	MAGLAYER IHLP2525C2-20M

Placement Note:
R7601, C7605 close to U7600 pin 20.
C7602 close to U7600 pin 22.
C7604 close to U7600 pin 21.
C7603 close to U7600 pin 19.
R7605, R7603 close to U7600.


5V/3.3V Supplies
 SYNC_MASTER=POWER SYNC_DATE=07/13/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22


APPLE INC.
 DRAWING NUMBER: D 051-7559
 SCALE: NONE SHEET: 76 OF 106

3.425V G3H SUPPLY

Supply needs to guarantee 3.31V delivered to SMC VRef generator



1.25V S0 REGULATOR



3.42V/1.25V Switcher
 SYNC_MASTER=ENESYNC_DATE=12/06/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


LATEST ISSUE: 2007/3/8

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	REV.
NONE	77	106	

S3 FETS & S3/S5 CONTROL

5V/3.3V S5 RUN/SS CONTROL

1.8V S3 RUN/SS CONTROL



5V S3 FET

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.051 A

3.3V S3 FET

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	65 mOhm @2.5V
LOADING	0.098 A


S3 FET & S3/S5 Control
 SYNC_MASTER=DSIMONV DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7559	H
SCALE		SHT	OF
NONE		78	106

PBUS SUPPLY / BATTERY CHARGER



PWM FREQ. = 300 kHz


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
128S0093	128S0092	?	C7908, C7910	KEMET T520V336M016ATE045760
376S0466	376S0543	?	Q7900, Q7920, Q7920S	MOSFET

PBUS Supply/Battery Charger
 SYNC_MASTER=SMC SYNC_DATE=08/19/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22

APPLE INC.

SIZE	DRAWING NUMBER	REV.
NONE	D 051-7559	H
SCALE	SHEET	OF
	79	106



INVERTER CONNECTOR

LCD + CAMERA CONNECTOR

INVERTER, LVDS, TMDS

SYNC_MASTER=GPU SYNC_DATE=06/23/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	SCALE	90	OF 106

D	051-7559	H
---	----------	---

PLAXI: 516S0212
*Enclosure: 518S0364



EXTERNAL TMSD
 SYNC_MASTER=GRABMNC_DATE=06/06/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	106
NONE	92		

NB VIDEO ALIASES

1445	=CRT_TVO_IREF	CRT_TVO_IREF	1485	=CRT_BLUE	CRT_BLUE
1445	=TV_A_DAC	TV_A_DAC	1485	=CRT_GREEN	CRT_GREEN
1485	=TV_B_DAC	TV_B_DAC	1485	=CRT_RED	CRT_RED
1485	=TV_C_DAC	TV_C_DAC	1485	=CRT_HSYNC_R	CRT_HSYNC_R
			1445	=CRT_VSYNC_R	CRT_VSYNC_R

Video Connectors


EXTERNAL VIDEO (VGA) INTERFACE

TMDS (MINI DVI) INTERFACE

Isolation required for DVI power switch

A 1.3K OHM 1% RESISTOR IS REQUIRED BETWEEN CRT_IREF AND GROUND

PLACE THE RESISTOR CLOSE TO GMCH AND THE CAP NEAR CONNECTOR



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
740S0044	740S0028	?	F9404	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0370	155S0348	?	L9404	MURATA ALTERNATIVE

MINI-DVI CONNECTOR
 SYNC_MASTER=EUGENESYNC_DATE=05/21/05

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
155S0371	3	TDK AND MURATA	L9405,L9406,L9407	CRITICAL	K36

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0480	1	CONN,REC,MINI-DVI,32P,RA,TABS,MB3	J9401	CRITICAL	NORMAL
514-0481	1	CONN,REC,MINI-DVI,32P,RA,TABS,BLK	J9401	CRITICAL	FANCY

APPLE INC.

SIZE	D	DRAWING NUMBER	051-7559	REV.	H
SCALE	NONE	SHT	94	OF	106

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR	*	=3:1_SPACING	?
FSB_ADDR2ADDR	*	=2:1_SPACING	?
FSB_ADSTB	*	=3:1_SPACING	?
FSB_ADDR2ADSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=3:1_SPACING	?
FSB_DATA2DATA	*	=2:1_SPACING	?
FSB_DSTB	*	=3:1_SPACING	?
FSB_DATA2DSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_COMMON	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_2T01	*	=2:1_SPACING	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
FSB_COMMON	FSB_55S	FSB_COMMON	FSB ADS L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BNR L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BPRI L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BRE00 L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DBSY L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DEFER L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DPWR L	982 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DRDY L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB HIT L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB HITM L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB LOCK L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB RS L<2..0>	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB TRDY L	906 1303
FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB CPURST L	906 1286 1303
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..0>	904 1305 1305
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB DINV L<0>	904 1303
FSB_DSTR0	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L P<0>	904 1303
FSB_DSTR0	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L N<0>	904 1303
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..16>	984 904 1305
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB DINV L<1>	984 1303
FSB_DSTR1	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L P<1>	984 1303
FSB_DSTR1	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L N<1>	984 1303
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..32>	902 1305 1305
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB DINV L<2>	902 1303
FSB_DSTR2	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L P<2>	902 1303
FSB_DSTR2	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L N<2>	902 1303
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..48>	982 902 1305
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB DINV L<3>	982 1303
FSB_DSTR3	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L P<3>	982 1303
FSB_DSTR3	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L N<3>	982 1303
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..3>	908 1303 1303
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB REQ L<4..0>	908 908 1303
FSB_ADSTR0	FSB_55S	FSB_ADSTR	FSB ADSTB L<0>	908 1303
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..17>	908 1303
FSB_ADSTR1	FSB_55S	FSB_ADSTR	FSB ADSTB L<1>	908 1303
CPU_IERR_L	CPU_55S		CPU_IERR L	906
CPU_FERR_L	CPU_55S		CPU_FERR L	906 2202
CPU_PROCHOT_L	CPU_55S	CPU_2T01	CPU_PROCHOT L	906 4585 4503 5908
CPU_PWRGD	CPU_55S		CPU_PWRGD	982 1281 2204
CPU_FROM_SB	CPU_55S		CPU_INTR	988 2204
CPU_FROM_SB	CPU_55S		CPU_NMI	988 2204
CPU_FROM_SB	CPU_55S		CPU_A20M L	908 2204
CPU_FROM_SB	CPU_55S		CPU_DPSLP L	982 2204
CPU_FROM_SB	CPU_55S		CPU_IGNNE L	908 2204
CPU_INIT_L	CPU_55S		CPU_INIT L	906 2204 4682
CPU_FROM_SB	CPU_55S		CPU_SMI L	988 2204
CPU_FROM_SB	CPU_55S		CPU_STPOLK L	988 2204
PM_THRMTRIP_L	CPU_55S	CPU_2T01	PM_THRMTRIP L	906 1506 2202 4583
FSB_CPUSLP_L	CPU_55S		FSB_CPUSLP L	902 1305
PM DPRSLPVR	CPU_55S	CPU_2T01	PM DPRSLPVR	1506 2403 5908
(See above)	CPU_55S	CPU_2T01	IMVP DPRSLPVR	5907
CPU_BSEL0	CPU_55S	CPU_2T01	CPU_BSEL<0>	984 2906
(See above)	CPU_55S	CPU_2T01	NB_BSEL<0>	1506 2908
CPU_BSEL1	CPU_55S	CPU_2T01	CPU_BSEL<1>	904 2906
(See above)	CPU_55S	CPU_2T01	NB_BSEL<1>	1506 2908
CPU_BSEL2	CPU_55S	CPU_2T01	CPU_BSEL<2>	904 2906
(See above)	CPU_55S	CPU_2T01	NB_BSEL<2>	1506 2908
CPU_DPRSTP_L	CPU_55S	CPU_2T01	CPU_DPRSTP L	982 1506 2204 5907
CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU_GTLREF	984
CPU_COMP	CPU_55S	CPU_COMP	CPU_COMP<3>	983
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<2>	983
CPU_COMP	CPU_55S	CPU_COMP	CPU_COMP<1>	983
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<0>	983
XDP_TDI	CPU_55S	CPU_ITP	XDP_TDI	987 906 1283
XDP_TDO	CPU_55S	CPU_ITP	XDP_TDO	907 906 1285
XDP_TMS	CPU_55S	CPU_ITP	XDP_TMS	907 906 1282
XDP_TCK	CPU_55S	CPU_ITP	XDP_TCK	907 906 1282 1283
XDP_TRST_L	CPU_55S	CPU_ITP	XDP_TRST L	907 906 1283
XDP_BPM_L	CPU_55S	CPU_ITP	XDP BPM L<4..0>	906 1282 1283
XDP_BPM_LS	CPU_55S	CPU_ITP	XDP BPM L<5>	906 1282
CLK_FSB_100D	CLK_FSB_100D	CLK_FSB	XDP CLK P	7503
CLK_FSB_100D	CLK_FSB_100D	CLK_FSB	XDP CLK N	7503
(FSB_CPURST_L)	CPU_55S	CPU_ITP	ITP_CPURST L	
CPU_55S	CPU_2T01	CPU_2T01	CPU VID<6..0>	1087 5907
CPU_55S	CPU_2T01	CPU_2T01	IMVP6 VID<6..0>	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE P	1006 5904 5905
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE N	1006 5904 5905
CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE	IMVP6_VSEN P	
CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE	IMVP6_VSEN N	

CPU/FSB Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7559	H
SCALE	SHT	OF
NONE	100	106

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	?
DMI	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CRT_50S	*	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CRT_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	20 MIL	?
CRT	*	25 MIL	?
CRT_2CRT	*	20 MIL	?
CRT_SYNC	*	25 MIL	?
CRT_SYNC2SYNC	*	20 MIL	?
TVDAC	*	25 MIL	?
TVDAC_2TVDAC	*	20 MIL	?

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	CRT	*	CRT_2CRT
CRT_SYNC	CRT_SYNC	*	CRT_SYNC2SYNC
TVDAC	TVDAC	*	TVDAC_2TVDAC

LVDS signals are 100-ohm +/- 20% differential impedance.
 CRT & TVDAC signal single-ended impedance varies by location:
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.
 - 50-ohm +/- 15% from first to second termination resistor.
 - 55-ohm +/- 15% from second termination resistor to connector.
 CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PEG_R2D	PCIE_100D	PCIE	PEG D2R N<1>	1403 6886
	PCIE_100D	PCIE	PEG D2R P<1>	1403 6886
	PCIE_100D	PCIE	PEG R2D C P<3..0>	1403 6886 680C
	PCIE_100D	PCIE	PEG R2D C N<3..0>	1403 1403 6886 680C
DMI_N2S	DMI_100D	DMI	DMI N2S P<3..0>	1503 2302
	DMI_100D	DMI	DMI N2S N<3..0>	1503 2302
	DMI_100D	DMI	DMI S2N P<3..0>	1503 2302
	DMI_100D	DMI	DMI S2N N<3..0>	1503 1503 2302
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK P	1405 6783
	LVDS_100D	LVDS	LVDS A CLK N	1405 6783
	LVDS_100D	LVDS	LVDS A DATA P<2..0>	1405 6782
	LVDS_100D	LVDS	LVDS A DATA N<2..0>	1405 6782
	LVDS_100D	LVDS	LVDS A DATA P<3>	1405 6782
	LVDS_100D	LVDS	LVDS A DATA N<3>	1405 6782
LVDS_IBG		LVDS	LVDS_IBG	1405 6788
CRT_TVO_IREF		CRT	CRT TVO_IREF	6907 6908
CRT_RED	CRT_50S	CRT	CRT_RED	6908 6905
CRT_GREEN	CRT_50S	CRT	CRT_GREEN	6908 6905
CRT_BLUE	CRT_50S	CRT	CRT_BLUE	6908 6905
CRT_SYNC	CRT_55S	CRT_SYNC	CRT_HSYNC_R	6903 6905
CRT_SYNC	CRT_55S	CRT_SYNC	CRT_VSYNC_R	6903 6905
TV_A_DAC	CRT_50S	TVDAC	TV_A_DAC	6908 6907
TV_B_DAC	CRT_50S	TVDAC	TV_B_DAC	6908 6907
TV_C_DAC	CRT_50S	TVDAC	TV_C_DAC	6908 6907

Preliminary

NB Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7559	H
SCALE	SHT	OF
NONE	101	106

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	Y	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Need to support MEM*-style wildcards!

Memory Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK P<2..0>	1503 3004 3004
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK N<2..0>	1503 3004 3004
MEM_A_CTRL	MEM_45S	MEM_CTRL	MEM_CKE<1..0>	1503 3004 3006 3206
MEM_A_CTRL	MEM_45S	MEM_CTRL	MEM_CS L<1..0>	1503 3004 3086 3206
MEM_A_CTRL	MEM_45S	MEM_CTRL	MEM_ODT<1..0>	1503 3004 3086 3206
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A A<14..0>	1506 1605 1605 3084 3086 3004 3006 3206
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A BS<2..0>	1605 3084 3086 3006 3206
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A RAS L	1685 3084 3286
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A CAS L	1605 3086 3286
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A WE L	1685 3086 3286
MEM_A_DO_BYTE0	MEM_55S	MEM_DATA	MEM_A DQ<7..0>	1608 3004 3006
MEM_A_DO_BYTE1	MEM_55S	MEM_DATA	MEM_A DQ<15..8>	1608 3004 3006
MEM_A_DO_BYTE2	MEM_55S	MEM_DATA	MEM_A DQ<23..16>	1608 3004 3006
MEM_A_DO_BYTE3	MEM_55S	MEM_DATA	MEM_A DQ<31..24>	1608 3004 3006 3004 3006
MEM_A_DO_BYTE4	MEM_55S	MEM_DATA	MEM_A DQ<39..32>	1688 1608 3084 3086
MEM_A_DO_BYTE5	MEM_55S	MEM_DATA	MEM_A DQ<47..40>	1688 3084 3086 3084 3086
MEM_A_DO_BYTE6	MEM_55S	MEM_DATA	MEM_A DQ<55..48>	1688 3084 3086
MEM_A_DO_BYTE7	MEM_55S	MEM_DATA	MEM_A DQ<63..56>	1688 1688 3084 3086
MEM_A_DM0	MEM_55S	MEM_DATA	MEM_A DM<0>	1605 3004
MEM_A_DM1	MEM_55S	MEM_DATA	MEM_A DM<1>	1605 3004
MEM_A_DM2	MEM_55S	MEM_DATA	MEM_A DM<2>	1605 3006
MEM_A_DM3	MEM_55S	MEM_DATA	MEM_A DM<3>	1605 3004
MEM_A_DM4	MEM_55S	MEM_DATA	MEM_A DM<4>	1605 3004
MEM_A_DM5	MEM_55S	MEM_DATA	MEM_A DM<5>	1605 3086
MEM_A_DM6	MEM_55S	MEM_DATA	MEM_A DM<6>	1605 3086
MEM_A_DM7	MEM_55S	MEM_DATA	MEM_A DM<7>	1605 3086
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A DQS P<0>	1605 3006
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A DQS N<0>	1605 3006
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A DQS P<1>	1605 3006
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A DQS N<1>	1605 3006
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A DQS P<2>	1605 3004
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A DQS N<2>	1605 3004
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A DQS P<3>	1605 3006
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A DQS N<3>	1605 3006
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A DQS P<4>	1605 3086
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A DQS N<4>	1605 3086
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A DQS P<5>	1605 3084
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A DQS N<5>	1605 3084
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A DQS P<6>	1605 3084
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A DQS N<6>	1605 3084
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A DQS P<7>	1605 3086
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A DQS N<7>	1605 3086
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK P<5..3>	1503 3104 3104
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK N<5..3>	1503 3104 3104
MEM_B_CTRL	MEM_45S	MEM_CTRL	MEM_CKE<4..3>	1503 3104 3106 3206 3206
MEM_B_CTRL	MEM_45S	MEM_CTRL	MEM_CS L<3..2>	1503 1503 3184 3186 3206
MEM_B_CTRL	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	1503 3184 3186 3206
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B A<14..0>	1506 1601 1601 3184 3186 3104 3106 3206 3286
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B BS<2..0>	1601 3184 3186 3106 3206
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B RAS L	1681 3184 3286
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B CAS L	1601 3186 3286
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B WE L	1681 3186 3286
MEM_B_DO_BYTE0	MEM_55S	MEM_DATA	MEM_B DQ<7..0>	1604 3104 3106
MEM_B_DO_BYTE1	MEM_55S	MEM_DATA	MEM_B DQ<15..8>	1604 3104 3106
MEM_B_DO_BYTE2	MEM_55S	MEM_DATA	MEM_B DQ<23..16>	1604 3104 3106
MEM_B_DO_BYTE3	MEM_55S	MEM_DATA	MEM_B DQ<31..24>	1604 3104 3106
MEM_B_DO_BYTE4	MEM_55S	MEM_DATA	MEM_B DQ<39..32>	1684 1604 3184 3186
MEM_B_DO_BYTE5	MEM_55S	MEM_DATA	MEM_B DQ<47..40>	1684 3104 3106 3184 3186
MEM_B_DO_BYTE6	MEM_55S	MEM_DATA	MEM_B DQ<55..48>	1684 3104 3106
MEM_B_DO_BYTE7	MEM_55S	MEM_DATA	MEM_B DQ<63..56>	1684 1684 3104 3106
MEM_B_DM0	MEM_55S	MEM_DATA	MEM_B DM<0>	1601 3104
MEM_B_DM1	MEM_55S	MEM_DATA	MEM_B DM<1>	1601 3104
MEM_B_DM2	MEM_55S	MEM_DATA	MEM_B DM<2>	1601 3104
MEM_B_DM3	MEM_55S	MEM_DATA	MEM_B DM<3>	1601 3106
MEM_B_DM4	MEM_55S	MEM_DATA	MEM_B DM<4>	1601 3184
MEM_B_DM5	MEM_55S	MEM_DATA	MEM_B DM<5>	1601 3186
MEM_B_DM6	MEM_55S	MEM_DATA	MEM_B DM<6>	1601 3184
MEM_B_DM7	MEM_55S	MEM_DATA	MEM_B DM<7>	1601 3186
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B DQS P<0>	1601 3106
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B DQS N<0>	1601 3106
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B DQS P<1>	1601 3106
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B DQS N<1>	1601 3106
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B DQS P<2>	1601 3106
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B DQS N<2>	1601 3106
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B DQS P<3>	1601 3104
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B DQS N<3>	1601 3104
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B DQS P<4>	1601 3186
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B DQS N<4>	1601 3186
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B DQS P<5>	1601 3184
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B DQS N<5>	1601 3184
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B DQS P<6>	1601 3186
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B DQS N<6>	1601 3186
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B DQS P<7>	1601 3184
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B DQS N<7>	1601 3184

Memory Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7559	H
SCALE	SHT	OF
NONE	102	106

Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_60S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
USB_90D	*	Y	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	20 MIL	?
USB_2CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
IDE_PDD	IDE_55S	IDE	IDE_PDD<15..0>	2284 2204 3903 3905
IDE_PDA	IDE_55S	IDE	IDE_PDA<2..0>	2284 3983 3985
IDE_PDCS	IDE_55S	IDE	IDE_PDCS1 L	2284 3983
IDE_PDCS	IDE_55S	IDE	IDE_PDCS3 L	2284 3983
IDE_PDIOW	IDE_55S	IDE	IDE_PDIOW L	2284 3983
IDE_PDIOR	IDE_55S	IDE	IDE_PDIOR L	2284 3983
IDE_PDDACK	IDE_55S	IDE	IDE_PDDACK L	2284 3983
IDE_PDDRQ	IDE_55S	IDE	IDE_PDDRQ	2284 3983
IDE_PDIORDY	IDE_55S	IDE	IDE_PDIORDY	2284 3985
IDE_IRQ14	IDE_55S	IDE	IDE_IRQ14	2284 3985
IDE_RST_L	IDE_55S	IDE	ODD_RST_5VTOL L	2286 3988
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_P	2286 4004
SATA_100D	SATA_100D	SATA	SATA_A_R2D_C_N	2286 4004
SATA_100D	SATA_100D	SATA	SATA_A_R2D_P	4007
SATA_100D	SATA_100D	SATA	SATA_A_R2D_N	4007
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_P	2286 4004
SATA_100D	SATA_100D	SATA	SATA_A_D2R_N	2286 4004
SATA_100D	SATA_100D	SATA	SATA_A_D2R_C_P	4007
SATA_100D	SATA_100D	SATA	SATA_A_D2R_C_N	4007
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	8A6 2208
HDA_55S	HDA_55S	HDA	HDA_BIT_CLK_R	2208
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	8A6 2208
HDA_55S	HDA_55S	HDA	HDA_SYNC_R	2208
HDA_RST_L	HDA_55S	HDA	HDA_RST_L	8A6 2208
HDA_55S	HDA_55S	HDA	HDA_RST_L_R	2208
HDA_SDINO	HDA_55S	HDA	HDA_SDINO	8A6 2208
HDA_SDOU	HDA_55S	HDA	HDA_SDOU	8A6 2288
HDA_55S	HDA_55S	HDA	HDA_SDOU_R	2288
USB_EXT_A	USB_90D	USB	USB_EXT_A_P	8C1 2302
USB_90D	USB_90D	USB	USB_EXT_A_N	8C1 2302
USB_90D	USB_90D	USB	USB_EXT_A_MUXED_P	
USB_90D	USB_90D	USB	USB_EXT_A_MUXED_N	
USB_MINI	USB_90D	USB	USB_MINI_P	8C1 2302
USB_90D	USB_90D	USB	USB_MINI_N	8C1 2302
USB_3G	USB_90D	USB	USB_3G_P	
USB_90D	USB_90D	USB	USB_3G_N	
USB_CAMERA	USB_90D	USB	USB_CAMERA_P	8C1 2302
USB_90D	USB_90D	USB	USB_CAMERA_N	8C1 2302
USB_BT	USB_90D	USB	USB_BT_P	8C1 8C2 2302
USB_90D	USB_90D	USB	USB_BT_N	883 882 2302
USB_TPAD	USB_90D	USB	USB_TPAD_P	8C1 2302
USB_90D	USB_90D	USB	USB_TPAD_N	8C1 2302
USB_IR	USB_90D	USB	USB_IR_P	8C1 8C2 2302
USB_90D	USB_90D	USB	USB_IR_N	8C1 8C2 2302
USB_EXTB	USB_90D	USB	USB_EXTB_P	881 2302
USB_90D	USB_90D	USB	USB_EXTB_N	881 2302
USB_EXCARD	USB_90D	USB	USB_EXCARD_P	881 2302
USB_90D	USB_90D	USB	USB_EXCARD_N	881 2302
USB_EXTC	USB_90D	USB	USB_EXTC_P	881 2302
USB_90D	USB_90D	USB	USB_EXTC_N	881 2302
USB_RBIA	USB_60S	USB	USB_RBIA	2383
SMB_SB_SCL	SMB_55S	SMB	SMB_CLK	2405 4708
SMB_SB_SDA	SMB_55S	SMB	SMB_DATA	2405 4708
SMB_SB_ME_SCL	SMB_55S	SMB	SMB_ME_CLK	2405 4748
SMB_SB_ME_SDA	SMB_55S	SMB	SMB_ME_DATA	2405 4748
SPI_SCLK	SPI_55S	SPI	SPI_SCLK_R	2305 5207
SPI_55S	SPI_55S	SPI	SPI_A_SCLK_R	5205
SPI_SI	SPI_55S	SPI	SPI_SI_R	2305 5203
SPI_55S	SPI_55S	SPI	SPI_A_SI_R	5204
SPI_SO	SPI_55S	SPI	SPI_SO	2305 5203
SPI_55S	SPI_55S	SPI	SPI_A_SO_R	5204
SPI_CE_L0	SPI_55S	SPI	SPI_CE_R_L<0>	2305 5207
SPI_55S	SPI_55S	SPI	SPI_CE_L<0>	5205
SPI_CE_L1	SPI_55S	SPI	SPI_CE_R_L<1>	

SB Constraints (1 of 2)

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7559	H
SCALE	SHT	OF
NONE	103	106

8

7

6

5

4

3

2

1

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Platform LAN (Nineveh) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LAN_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
GLAN_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CLK	*	=2.5:1_SPACING	?
ENET_GLAN	*	20 MILS	?
ENET_LAN	*	=1.5:1_SPACING	?
ENET_MDI	*	25 MILS	?

DG says 30 mils min separation.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	Y	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PCI_AD	PCI_55S	PCI	PCI AD<18..0>	23A8 23B8 37B5 37C5
PCI_AD19	PCI_55S	PCI	PCI AD<19>	23A8 37B6
PCI_AD20	PCI_55S	PCI	PCI AD<20>	23A8 37B5
PCI_AD	PCI_55S	PCI	PCI AD<31..21>	23A8 37B5
PCI_AD	PCI_55S	PCI	PCI PAR	23A6 37B5
PCI_CBE_L	PCI_55S	PCI	PCI CBE L<3..0>	23B6 37B5
PCI_CNTL	PCI_55S	PCI	PCI IRDY L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI DEVSEL L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI PERR L	23A4 23A6 37A5
PCI_LOCK_L	PCI_55S	PCI	PCI LOCK L	23A4 23A6
PCI_CNTL	PCI_55S	PCI	PCI SERR L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI STOP L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI TRDY L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI FRAME L	23A4 23A6 37A5
PCI_FW_REQ_L	PCI_55S	PCI	PCI FW REQ L	23A4 23B6 37A5
PCI_FW_GNT_L	PCI_55S	PCI	PCI FW GNT L	23B5 37A5
PCI_REQ1_I	PCI_55S	PCI	PCI REQ1 L	23A4 23B6
PCI_GNT1_I	PCI_55S	PCI	PCI GNT1 L	23A4 23B6
PCI_REQ2_L	PCI_55S	PCI	PCI REQ2 L	23A4 23B6
PCI_GNT2_L	PCI_55S	PCI	PCI GNT2 L	23A4 23B6
INT_PIROA_L	PCI_55S	PCI	INT PIROA L	23A4 23A8
INT_PIROB_L	PCI_55S	PCI	INT PIROB L	23A4 23A8
INT_PIROC_L	PCI_55S	PCI	INT PIROC L	23A4 23A8
INT_PIROD_L	PCI_55S	PCI	INT PIROD L	23A4 23A8 37A5
INT_PIROE_L	PCI_55S	PCI	INT PIROE L	23A4 23A8
INT_PIROF_L	PCI_55S	PCI	INT PIROF L	23A4 23A8

PCIE_E_R2D	PCIE_100D	PCIE	PCIE E R2D C P	33B5 33B6
PCIE_100D	PCIE_100D	PCIE	PCIE E R2D C N	33B5 33B6
PCIE_E_D2R	PCIE_100D	PCIE	PCIE E D2R P	33B5
PCIE_100D	PCIE_100D	PCIE	PCIE E D2R N	33B5 33C5
GLAN_COMP			GLAN_COMP	22C5

ENET_LAN	LAN_55S	ENET_LAN	LAN RSTSYNC	
ENET_LAN	LAN_55S	ENET_LAN	LAN R2D<2..0>	
ENET_LAN	LAN_55S	ENET_LAN	LAN D2R<2..0>	
ENET_GLAN_CLK	LAN_55S	ENET_CLK	ENET GLAN CLK R	
LAN_55S	ENET_CLK	ENET_GLAN_CLK	ENET GLAN CLK	
ENET_MDI0	ENET_100D	ENET_MDI	ENET MDI P<0>	34B8 36B7
ENET_100D	ENET_MDI	ENET_MDI	ENET MDI N<0>	34B8 36B7
ENET_MDI1	ENET_100D	ENET_MDI	ENET MDI P<1>	34B8 36C7
ENET_100D	ENET_MDI	ENET_MDI	ENET MDI N<1>	34B8 36C7
ENET_MDI2	ENET_100D	ENET_MDI	ENET MDI P<2>	34B8 36B7
ENET_100D	ENET_MDI	ENET_MDI	ENET MDI N<2>	34B8 36C7
ENET_MDI3	ENET_100D	ENET_MDI	ENET MDI P<3>	34B8 36C7
ENET_100D	ENET_MDI	ENET_MDI	ENET MDI N<3>	34B8 36C7
CLINK_NB	CLINK_55S	CLINK	CLINK NB CLK	15A3 24C3
CLINK_NB	CLINK_55S	CLINK	CLINK NB DATA	15A3 24C3
CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK NB RESET L	15A3 24C3
CLINK_WLAN	CLINK_55S	CLINK	CLINK WLAN CLK	24C3
CLINK_WLAN	CLINK_55S	CLINK	CLINK WLAN DATA	24C3
CLINK_WLAN_RESET_L	CLINK_55S	CLINK	CLINK WLAN RESET L	24C3
NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB CLINK VREF	15A4
SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB CLINK VREF0	24C3
SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB CLINK VREF1	24C3

Large diagonal watermark text reading "Pre-Release" across the center of the page.

SB Constraints (2 of 2)

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7559	H
SCALE	SHT	OF
NONE	104	106

8

7

6

5

4

3

2

1

Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	?
CLK_PCIE	*	20 MIL	?
CLK_MED	*	20 MIL	?
CLK_SLOW	*	10 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_P	6C7 28C4 2906
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_N	6C7 28C4 2906
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_P	6C7 28C4 2906
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_N	6C7 28C4 2906
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_P	6C7 28C4 2906
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_N	6C7 28C4 2906
CK505_PCIE0	CLK_MED_55S	CLK_MED	CK505_PCIE0_CLK	2886 2986
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	6C7 2886 2986
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	2886 2986
CK505_PCIE2	CLK_MED_55S	CLK_MED	CK505_PCIE2_CLK	8C4 2886
CK505_PCIE3	CLK_MED_55S	CLK_MED	CK505_PCIE3_CLK	2886 2986
CK505_PCIE4	CLK_MED_55S	CLK_MED	CK505_PCIE4_CLK	8C4 2886
CK505_PCIE5	CLK_MED_55S	CLK_MED	CK505_PCIE5_FCTSEL1	2886 2982
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_USB48_FSA	28A4 2908
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_CLK14P3M_TIMER	28A4 2908
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_P	6C7 28A4 2986
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_N	6C7 28A4 2986
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_P	6C7 2884 2906
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_N	6C7 2884 2906
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_P	
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_N	
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_P	6C7 2884 2906
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_N	6C7 2884 2906
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_P	
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_N	
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_P	6C7 2884 2906
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_N	6C7 2884 2906
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_P	6C7 2884 2906
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_N	6C7 2884 2906
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_P	6C7 2884 2906
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_N	6C7 2884 2906
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_P	
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_N	
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_P	6B7 28A4 2986
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_N	6B7 28A4 2986
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_P	986 2903
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_N	986 2903
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_P	1383 2903
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_N	1383 2903
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_P	70A3
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	70A3
(CK505_PCIE0)	CLK_MED_55S	CLK_MED	PCI_CLK33M_LPCPLUS	6C2 2983 46C4
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SB	23A6 29A6 29B3
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_FW	29A5 29B3 37A5
(CK505_PCIE2)	CLK_MED_55S	CLK_MED	PCI_CLK33M_TPM	
(CK505_PCIE3)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SMC	29A3 29A5 44C8
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_PCI4 is project-specific	
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_PCI5 is project-specific	
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB_CLK48M_USBCTLR	24D3 29A5 2906
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB_CLK14P3M_TIMER	24D3 29A5 2906
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_FSA	29C8 2906
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_FSC	29A8 2906
(CK505_DOT96)	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_P	8B1 29B3
(CK505_DOT96)	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_N	8B1 29B3
(CK505_LVDS)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLLSS_P	8A1 29C3
(CK505_LVDS)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLLSS_N	8A1 29C3
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_P	
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_N	
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_P	23C2 29C3
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_N	23D2 29C3
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_P	
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_N	
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_P	2286 29C3
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_N	2286 29C3
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_P	15C3 29C3
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_N	15C3 29C3
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	29C3 33C5
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N	29A3 33C5

CK505 SRC7 is project-specific


CK505 SRC8 is project-specific

Clock Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7559	H
SCALE	SHT	OF
NONE	105	106

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FW_110D	*	Y	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW	*	=2:1_SPACING	?
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
FW_D_CTL	FW_55S	FW	FW LINK<7..0>
FW_D_CTL	FW_55S	FW	FW CTL<1..0>
FW_L_CLK	CLK_MED_55S	CLK_MED	CLKFW LINK LCLK
FW_L_CLK	CLK_MED_55S	CLK_MED	CLKFW PHY LCLK
FW_P_CLK	CLK_MED_55S	CLK_MED	CLKFW LINK PCLK
FW_P_CLK	CLK_MED_55S	CLK_MED	CLKFW PHY PCLK
FW_LKON	FW_55S	FW	FW LKON
FW_LKON	FW_55S	FW	FW LKON R
FW_LPS	FW_55S	FW	FW LPS
FW_LREQ	FW_55S	FW	FW LREQ
FW_PINT	FW_55S	FW	FW PINT
FWPHY_CLK98P304M_XT	CLK_MED_55S	CLK_MED	CLK98P304M FW XI R
FWPHY_CLK98P304M_XT	CLK_MED_55S	CLK_MED	CLK98P304M FW XI
FW_0_TPA	FW_110D	FW_TP	FW_0_TPA P
FW_0_TPA	FW_110D	FW_TP	FW_0_TPA N
FW_0_TPB	FW_110D	FW_TP	FW_0_TPB P
FW_0_TPB	FW_110D	FW_TP	FW_0_TPB N
FW_1_TPA	FW_110D	FW_TP	FW_1_TPA P
FW_1_TPA	FW_110D	FW_TP	FW_1_TPA N
FW_1_TPB	FW_110D	FW_TP	FW_1_TPB P
FW_1_TPB	FW_110D	FW_TP	FW_1_TPB N
Port 2 Not Used			

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_55S	SMB	SMBUS_SMC_A_S3_SCL 4702
SMBUS_SMC_A_S3_SDA	SMB_55S	SMB	SMBUS_SMC_A_S3_SDA 4702
SMBUS_SMC_B_S0_SCL	SMB_55S	SMB	SMBUS_SMC_B_S0_SCL 682 4705
SMBUS_SMC_B_S0_SDA	SMB_55S	SMB	SMBUS_SMC_B_S0_SDA 682 4705
SMBUS_SMC_0_S0_SCL	SMB_55S	SMB	SMBUS_SMC_0_S0_SCL 4705
SMBUS_SMC_0_S0_SDA	SMB_55S	SMB	SMBUS_SMC_0_S0_SDA 4705
SMBUS_SMC_BSA_SCL	SMB_55S	SMB	SMBUS_SMC_BSA_SCL 4702
SMBUS_SMC_BSA_SDA	SMB_55S	SMB	SMBUS_SMC_BSA_SDA 4702
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL 4782
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA 4782


Preliminary

FireWire & SMC Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	REV.
NONE	106	106	