

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# SCHEM, MLB, M1

03/03/2006

| REV | ZONE | ECN   | DESCRIPTION OF CHANGE | CK APPD<br>DATE | ENG APPD<br>DATE |
|-----|------|-------|-----------------------|-----------------|------------------|
| D   |      | 42820 | PRODUCTION RELEASED   | 03/04/06        |                  |


| Page | (.csa) | Contents                  | Sync     | Date       |
|------|--------|---------------------------|----------|------------|
| 1    | 1      | Table of Contents         | N/A      | N/A        |
| 2    | 2      | System Block Diagram      | N/A      | N/A        |
| 3    | 3      | Power Block Diagram       | N/A      | N/A        |
| 4    | 4      | BOM Configuration         | N/A      | N/A        |
| 5    | 5      | Functional / ICT Test     | N/A      | N/A        |
| 6    | 6      | Signal Aliases            | N/A      | N/A        |
| 7    | 7      | CPU 1 OF 2-FSB            | M42      | 11/16/2005 |
| 8    | 8      | CPU 2 OF 2-PWR/GND        | M42      | 11/16/2005 |
| 9    | 9      | CPU Decoupling & VID      | (MASTER) | (MASTER)   |
| 10   | 10     | CPU MISCL-TEMP SENSOR     | M42      | 10/07/2005 |
| 11   | 11     | CPU ITP700FLEX DEBUG      | M42      | 10/12/2005 |
| 12   | 12     | NB CPU Interface          | (MASTER) | (MASTER)   |
| 13   | 13     | NB PEG / Video Interfaces | (MASTER) | (MASTER)   |
| 14   | 14     | NB Misc Interfaces        | (MASTER) | (MASTER)   |
| 15   | 15     | NB DDR2 Interfaces        | (MASTER) | (MASTER)   |
| 16   | 16     | NB Power 1                | (MASTER) | (MASTER)   |
| 17   | 17     | NB Power 2                | (MASTER) | (MASTER)   |
| 18   | 18     | NB Grounds                | (MASTER) | (MASTER)   |
| 19   | 19     | NB (GM) Decoupling        | (MASTER) | (MASTER)   |
| 20   | 20     | NB Config Straps          | (MASTER) | (MASTER)   |
| 21   | 21     | SB: 1 OF 4                | M38      | 11/16/2005 |
| 22   | 22     | SB: 2 OF 4                | (M38)    | 09/08/2005 |
| 23   | 23     | SB: 3 OF 4                | M38      | 11/16/2005 |
| 24   | 24     | SB: 4 OF 4                | M38      | 11/16/2005 |
| 25   | 25     | SB Decoupling             | M42      | 11/16/2005 |
| 26   | 26     | SB Misc                   | (MASTER) | (MASTER)   |
| 27   | 27     | M1 SMBus Connections      | (MASTER) | (MASTER)   |
| 28   | 28     | DDR2 SO-DIMM Connector A  | (MASTER) | (MASTER)   |
| 29   | 29     | DDR2 SO-DIMM Connector B  | (MASTER) | (MASTER)   |
| 30   | 30     | Memory Active Termination | (MASTER) | (MASTER)   |
| 31   | 31     | Memory Vtt Supply         | (MASTER) | (MASTER)   |
| 32   | 32     | DDR2 VRef                 | (MASTER) | (MASTER)   |
| 33   | 33     | CLOCKS                    | M42      | 10/12/2005 |
| 34   | 34     | Clock Termination         | (MASTER) | (MASTER)   |
| 35   | 37     | Mobile Clocking           | (MASTER) | (MASTER)   |
| 36   | 38     | PATA Connector            | (MASTER) | (MASTER)   |
| 37   | 41     | ETHERNET CONTROLLER       | M42      | 10/12/2005 |
| 38   | 42     | Ethernet Connector        | (MASTER) | (MASTER)   |
| 39   | 43     | Yukon Power Control       | (MASTER) | (MASTER)   |
| 40   | 44     | FIREWIRE CONTROLLER       | (M42)    | 08/29/2005 |
| 41   | 45     | FireWire Port Power       | (MASTER) | (MASTER)   |


| Page | (.csa) | Contents                          | Sync     | Date       |
|------|--------|-----------------------------------|----------|------------|
| 42   | 46     | FireWire Ports                    | (MASTER) | (MASTER)   |
| 43   | 49     | Internal USB Connections          | (MASTER) | (MASTER)   |
| 44   | 52     | External USB Connector            | (MASTER) | (MASTER)   |
| 45   | 55     | Left I/O Board Connector          | (MASTER) | (MASTER)   |
| 46   | 57     | PCI-E Connections                 | (MASTER) | (MASTER)   |
| 47   | 58     | SMC                               | M38      | 10/07/2005 |
| 48   | 59     | SMC Support                       | (MASTER) | (MASTER)   |
| 49   | 60     | LPC+ Debug Connector              | M42      | 07/20/2005 |
| 50   | 61     | Thermal Sensors                   | (MASTER) | (MASTER)   |
| 51   | 62     | Current & Voltage Sensing         | (MASTER) | (MASTER)   |
| 52   | 63     | SPI BOOTROM                       | M42      | 11/16/2005 |
| 53   | 64     | ALS Support                       | (MASTER) | (MASTER)   |
| 54   | 65     | Fan Connectors                    | (MASTER) | (MASTER)   |
| 55   | 66     | Sudden Motion Sensor (SMS)        | (MASTER) | (MASTER)   |
| 56   | 67     | TPM                               | M38      | 11/16/2005 |
| 57   | 75     | IMVP6 CPU VCore Regulator         | (MASTER) | (MASTER)   |
| 58   | 76     | 5V / 1.5V Power Supply            | (MASTER) | (MASTER)   |
| 59   | 77     | 2.5V & 1.2V Regulators            | (MASTER) | (MASTER)   |
| 60   | 78     | 1.8V Supply                       | (MASTER) | (MASTER)   |
| 61   | 79     | 3.3V / 1.05V Power Supplies       | (MASTER) | (MASTER)   |
| 62   | 80     | 3.3V G3Hot Supply & Power Control | (MASTER) | (MASTER)   |
| 63   | 81     | Power Aliases                     | (MASTER) | (MASTER)   |
| 64   | 82     | PBus-In & Battery Connectors      | (MASTER) | (MASTER)   |
| 65   | 84     | ATI M56 PCI-E                     | (MASTER) | (MASTER)   |
| 66   | 85     | GPU (M56) Core Supplies           | (MASTER) | (MASTER)   |
| 67   | 86     | ATI M56 Core Power                | (MASTER) | (MASTER)   |
| 68   | 87     | ATI M56 Frame Buffer I/F          | (MASTER) | (MASTER)   |
| 69   | 88     | GPU Straps                        | (MASTER) | (MASTER)   |
| 70   | 89     | GDDR3 Frame Buffer A              | (MASTER) | (MASTER)   |
| 71   | 90     | GDDR3 Frame Buffer B              | (MASTER) | (MASTER)   |
| 72   | 91     | ATI M56 GPIO/DVO/Misc             | (MASTER) | (MASTER)   |
| 73   | 93     | ATI M56 Video Interfaces          | (MASTER) | (MASTER)   |
| 74   | 94     | Internal Display Connectors       | (MASTER) | (MASTER)   |
| 75   | 97     | External Display Connector        | (MASTER) | (MASTER)   |
| 76   | 98     | M1 Specific Connectors            | (MASTER) | (MASTER)   |
| 77   | 99     | LVDS Interface Pull-downs         | (MASTER) | (MASTER)   |
| 78   | 100    | Revision History                  | N/A      | N/A        |
| 79   | 104    | M1 Net Properties                 | (MASTER) | (MASTER)   |

## Schematic / PCB #'s

| PART NUMBER | QTY | DESCRIPTION    | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|----------------|---------------|----------|------------|
| 051-7099    | 1   | SCHEM, MLB, M1 | SCH           | CRITICAL |            |
| 820-1881    | 1   | PCBF, MLB, M1  | PCB           | CRITICAL |            |

DRAWING  
TITLE=M1\_MLB  
ABBREV=DRAWING  
LAST\_MODIFIED=Pr1 Mar 3 15:00:30 2006

|   |       |                                     |   |                     |          |
|---|-------|-------------------------------------|---|---------------------|----------|
| DIMENSIONS ARE IN MILLIMETERS   |       | METRIC                              |   | Apple Computer Inc. |          |
| XX :  | _____ | DRAPFER                             | / | DESIGN CK           | /        |
| X.XX :  | _____ | ENG APPD                            | / | MFG APPD            | /        |
| X.XXX :   | _____ | QA APPD                             | / | DESIGNER            | /        |
| ANGLES :  | _____ | RELEASE                             | / | SCALE               | NONE     |
| DO NOT SCALE DRAWING  |       | MATERIAL/FINISH NOTED AS APPLICABLE |   | SIZE                | D        |
| <br>THIRD ANGLE PROJECTION |       | DRAWING NUMBER                      |   | 051-7099            | REV. D   |
|   |       |                                     |   | SHT                 | 1 OF 104 |




**System Block Diagram**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  |                | OF   |
| NONE                | 2    |                | 104  |



**Power Block Diagram**  
 SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             | REV. |
| NONE                | 3    | 104            |      |

"Better" BOM

| BOM NUMBER | BOM NAME                           | BOM OPTIONS                                  |
|------------|------------------------------------|--|
| 630-7569   | PCBA, 1.83GHZ, 128VRAM_M1_MBPRO_15 | EEE_VHT, M1_COMMON, CPU_1_83GHZ, VRAM_SAM128 |

"Best" BOM

| BOM NUMBER | BOM NAME                          | BOM OPTIONS                                 |
|------------|-----------------------------------|---|
| 630-7570   | PCBA, 2.0GHZ, 256VRAM_M1_MBPRO_15 | EEE_VHU, M1_COMMON, CPU_2_0GHZ, VRAM_SAM256 |

"CTO" BOM

| BOM NUMBER | BOM NAME                           | BOM OPTIONS                                  |
|------------|------------------------------------|--|
| 630-7571   | PCBA, 2.16GHZ, 256VRAM_M1_MBPRO_15 | EEE_VHV, M1_COMMON, CPU_2_16GHZ, VRAM_SAM256 |

BOMOPTION Groups

| BOM GROUP   | BOM OPTIONS   |
|-------------|---|
| M1_COMMON   | ALTERNATE, COMMON, M1_COMMON1, M1_COMMON2, M1_COMMON3                                 |
| M1_COMMON1  | BOOTROM_DEVEL, ENET_LOM_DISABLE, ENETPWR_S3AC, GPU_BB_CTL, GPUTHM_A_GPU, HSTHMSNS_HAS |
| M1_COMMON2  | ITP, INVERTER_BUF, KBDLED_HAS, LPCPLUS, LVDS_PD, MEMVREF_S3, MEMVTT_EN_PU             |
| M1_COMMON3  | RTUSB_ESD, SMC_PRGRM, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU                           |
| VRAM_HY128  | GPU_MEM_HYNIX, VRAM_128_HYNIX   |
| VRAM_SAM128 | VRAM_128_SAMSUNG  |
| VRAM_HY256  | GPU_MEM_256M, GPU_MEM_HYNIX, VRAM_256_HYNIX   |
| VRAM_SAM256 | GPU_MEM_256M, VRAM_256_SAMSUNG  |

Bar Code Label / EEE #'s

| PART NUMBER | QTY | DESCRIPTION                      | REFERENCE DES | CRITICAL | BOM OPTION |                     |
|-------------|-----|----------------------------------|---------------|----------|------------|---------------------|
| 826-4393    | 1   | LBL, P/N LABEL, PCB, 28MM X 6 MM | [EEE:VHT]     | CRITICAL | EEE_VHT    | M1, 1.83GHZ, SAM128 |
| 826-4393    | 1   | LBL, P/N LABEL, PCB, 28MM X 6 MM | [EEE:VHU]     | CRITICAL | EEE_VHU    | M1, 2.0GHZ, SAM256  |
| 826-4393    | 1   | LBL, P/N LABEL, PCB, 28MM X 6 MM | [EEE:VHV]     | CRITICAL | EEE_VHV    | M1, 2.16GHZ, SAM256 |

Module Parts

| PART NUMBER | QTY | DESCRIPTION                                | REFERENCE DES              | CRITICAL | BOM OPTION       |
|-------------|-----|--|----------------------------|----------|------------------|
| 333S0354    | 4   | IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA  | U8900, U8950, U9000, U9050 | CRITICAL | VRAM_128_SAMSUNG |
| 333S0350    | 4   | IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA | U8900, U8950, U9000, U9050 | CRITICAL | VRAM_256_SAMSUNG |
| 333S0358    | 4   | IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA  | U8900, U8950, U9000, U9050 | CRITICAL | VRAM_128_HYNIX   |
| 333S0351    | 4   | IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA | U8900, U8950, U9000, U9050 | CRITICAL | VRAM_256_HYNIX   |
| 337S3282    | 1   | IC, YDC, CO, 1.83G, 31W, 667M, 2M, 479BGA  | U0700                      | CRITICAL | CPU_1_83GHZ      |
| 337S3267    | 1   | IC, YDC, CO, 2.0G, 31W, 667M, 2M, 479BGA   | U0700                      | CRITICAL | CPU_2_0GHZ       |
| 337S3268    | 1   | IC, YDC, CO, 2.16G, 31W, 667M, 2M, 479BGA  | U0700                      | CRITICAL | CPU_2_16GHZ      |
| 341S1873    | 1   | IC, EFI, BOOTROM DEVELOPMENT (NEW), M1     | U6301                      | CRITICAL | BOOTROM_DEVEL    |
| 338S0274    | 1   | IC, SMC, HS8/2116                          | U5800                      | CRITICAL | SMC_BLANK        |
| 341S1875    | 1   | IC, PRGRM, SMC (NEW), M1                   | U5800                      | CRITICAL | SMC_PRGRM        |

| PART NUMBER | QTY | DESCRIPTION                                 | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---|---------------|----------|------------|
| 338S0268    | 1   | IC, FW32306, 1394A LINK, BGA, 129P          | U4400         | CRITICAL |            |
| 338S0269    | 1   | IC, 945GM, SOUTHBRIDGE                      | U1200         | CRITICAL |            |
| 338S0270    | 1   | IC, 88E8053, GIGABIT ENET XCVR, 64P QFN, NO | U4101         | CRITICAL |            |
| 338S0309    | 1   | IC, ATI, M56P, GRPHSCTRL, 880BGA, LF        | U8400         | CRITICAL |            |
| 341S1789    | 1   | IC, TPM, 28-PIN TSSOP                       | U6700         | CRITICAL |            |
| 341S1797    | 1   | IC, EEPROM, SERIAL IIC, 8KBIT, SO8          | U4102         | CRITICAL |            |
| 343S0385    | 1   | IC, SB, 652BGA                              | U2100         | CRITICAL |            |
| 353S1235    | 1   | IC, CPU VOLTAGE REGULATOR, IMVP, TWO PHASE  | U7530         | CRITICAL |            |
| 359S0101    | 1   | IC, CY28445-5, CLOCK GEN, 68PIN QFN         | U3301         | CRITICAL |            |

Alternate Parts

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS:               |
|-------------|---------------------------|------------|---------|-------------------------|
| 128S0094    | 128S0060                  |            | ALL     | 330uF, 2V, 9MOHM, D2    |
| 128S0095    | 128S0060                  |            | ALL     | 330uF, 2V, 6MOHM, D2    |
| 128S0081    | 128S0061                  |            | ALL     | 150uF, 6.3V, 25MOHM, C2 |
| 128S0077    | 128S0086                  |            | ALL     | 7mOhm alt for 8mOhm     |

**BOM Configuration**  
 SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

|       |                |      |
|-------|----------------|------|
| SIZE  | DRAWING NUMBER | REV. |
| D     | 051-7099       | D    |
| SCALE | SHT            | OF   |
| NONE  | 4              | 104  |

# Functional Test Points

## Power Supply NO\_TESTs

| NO_TEST | EXPOSED_VIA |                    |
|---------|-------------|--------------------|
| TRUE    |             | IMVP6 RBIAS 57     |
| TRUE    |             | IMVP6 COMP 57      |
| TRUE    |             | P5VS5 RUNSS 58 62  |
| TRUE    |             | P1V5S0 RUNSS 58 62 |
| TRUE    |             | P2V5S3 MODE 59     |
| TRUE    |             | P2V5S3 SHDNRT 59   |
| TRUE    |             | P1V2S3 RT 59       |
| TRUE    |             | P1V2S3 RUNSS 39 59 |
| TRUE    |             | P1V8S3 COMP 60     |
| TRUE    |             | P1V8S3 FSET 60     |
| TRUE    |             | P3V3S5 COMP 61     |
| TRUE    |             | P3V3S5 FSET 61     |
| TRUE    |             | P1V0S0 COMP 61     |
| TRUE    |             | P1V0S0 FSET 61     |
| TRUE    |             | P3V42G3H_FB 62     |
| TRUE    |             | GPUVCORE_COMP 66   |
| TRUE    |             | GPUVCORE_FSET 66   |
| TRUE    |             | GPUBBP_ADJ 66      |

## CPU FSB NO\_TESTs

| NO_TEST | EXPOSED_VIA |                           |
|---------|-------------|---------------------------|
| TRUE    |             | FSB_A_L<31..3> 7 12 79    |
| TRUE    |             | FSB_ADS_L 7 12 79         |
| TRUE    | TRUE        | FSB_ADSTB_L<1..0> 7 12 79 |
| TRUE    |             | FSB_BNR_L 7 12 79         |
| TRUE    |             | FSB_BREQ0_L 7 12 79       |
| TRUE    |             | FSB_D_L<63..0> 7 12 79    |
| TRUE    |             | FSB_DBSY_L 7 12 79        |
| TRUE    | TRUE        | FSB_DINV_L<3..0> 7 12 79  |
| TRUE    |             | FSB_DRDY_L 7 12 79        |
| TRUE    | TRUE        | FSB_DSTBN_L<3..0> 7 12 79 |
| TRUE    | TRUE        | FSB_DSTBP_L<3..0> 7 12 79 |
| TRUE    |             | FSB_HIT_L 7 12 79         |
| TRUE    |             | FSB_HITM_L 7 12 79        |
| TRUE    |             | FSB_LOCK_L 7 12 79        |
| TRUE    |             | FSB_REQ_L<4..0> 7 12 79   |

EXPOSED\_VIA property indicates that the net should have a via with 10-mil soldermask opening for use as engineering probe point.

## Misc EXPOSED\_VIA Nets

| EXPOSED_VIA |                         |
|-------------|-------------------------|
| TRUE        | DMI_N2S_P<1..0> 14 22   |
| TRUE        | DMI_N2S_N<1..0> 14 22   |
| TRUE        | SB_CLK100M_SATA_P 21 34 |
| TRUE        | SB_CLK100M_SATA_N 21 34 |

## Fan Connectors

| FUNC_TEST       |       |
|-----------------|-------|
| =PP5V_S0_FAN_LT | 54 63 |
| FAN_LT_PWM      | 54    |
| FAN_LT_TACH     | 54    |
| FAN_RT_PWM      | 54    |
| FAN_RT_TACH     | 54    |

FUNC\_TEST property removed since these test points are not on the proper side for Functional Test points.

## Battery Digital Connector

| FUNC_TEST |                         |
|-----------|-------------------------|
| TRUE      | SMC_BS_ALERT_L 47 48 64 |
| TRUE      | =SMBUS_BATT_SCL 27 64   |
| TRUE      | =SMBUS_BATT_SDA 27 64   |
| TRUE      | GND_BATT 64             |

## LPC+ Debug Connector

| FUNC_TEST |                              |
|-----------|------------------------------|
| TRUE      | =PP3V3_S5_LPCPLUS 49 63      |
| TRUE      | =PP5V_S0_LPCPLUS 49 63       |
| TRUE      | LPC_AD<0> 21 47 49 56        |
| TRUE      | LPC_AD<1> 21 47 49 56        |
| TRUE      | LPC_FRAME_L 21 47 49 56      |
| TRUE      | PM_CLKRUN_L 23 40 47 49 56   |
| TRUE      | BOOT_LPC_SPI_L 22 47 49      |
| TRUE      | SMC_TMS 47 48 49             |
| TRUE      | DEBUG_RST_L 26 49            |
| TRUE      | SMC_TRST_L 47 49             |
| TRUE      | SMC_TDO 47 48 49             |
| TRUE      | SMC_MD1 47 49                |
| TRUE      | SMC_TX_L 47 48 49            |
| TRUE      | FWH_INIT_L 21 48 49          |
| TRUE      | PCI_CLK_PORT80_LPC 34 49     |
| TRUE      | LPC_AD<2> 21 47 49 56        |
| TRUE      | LPC_AD<3> 21 47 49 56        |
| TRUE      | INT_SERIRQ 23 47 49 56       |
| TRUE      | PM_SUS_STAT_L 23 47 48 49 56 |
| TRUE      | SMC_TDI 47 48 49             |
| TRUE      | SMC_TCK 47 48 49             |
| TRUE      | SMC_RST_L 47 48 49           |
| TRUE      | SMC_NMI 47 49                |
| TRUE      | SMC_RX_L 47 48 49            |
| TRUE      | SV_SET_UP 23 49              |

## Left ALS Connector

| FUNC_TEST |                       |
|-----------|-----------------------|
| TRUE      | =PP3V3_S3_LTALS 63 76 |
| TRUE      | ALS_GAIN 6 47 76      |
| TRUE      | LTALS_OUT 63 76       |
| TRUE      | GND                   |

## Camera Connector

| FUNC_TEST |                       |
|-----------|-----------------------|
| TRUE      | =PP5V_S3_CAMERA 43 63 |
| TRUE      | =USB2_CAMERA_N 4 43   |
| TRUE      | =USB2_CAMERA_P 6 43   |
| TRUE      | =SMBUS_ATS_SDA 27 43  |
| TRUE      | =SMBUS_ATS_SCL 27 43  |
| TRUE      | GND                   |

## Thermal Diode Connectors

| FUNC_TEST |                   |
|-----------|-------------------|
| TRUE      | HSTHMSNS_DX_P 50  |
| TRUE      | HSTHMSNS_DX_N 50  |
| TRUE      | RSESTHMSNS_D_P 50 |
| TRUE      | RSESTHMSNS_D_N 50 |

## Other Func Test Points

| FUNC_TEST |                         |
|-----------|-------------------------|
| TRUE      | =PP1V05_S0_REG 51 61 63 |
| TRUE      | PM_SYSRST_L 23 26 47    |
| TRUE      | SMC_ONOFF_L 43 47 48 51 |

## Current Sense Calibration

| FUNC_TEST |                        |
|-----------|------------------------|
| TRUE      | ISENSE_CAL_EN          |
| TRUE      | =PP5V_S0_ISENSECAL     |
| TRUE      | =PP1V8_S3_REG 51 60 63 |
| TRUE      | =PP1V5_S0_REG 51 63    |
| TRUE      | PPVCORE_S0_GPU 43      |
| TRUE      | PPVCORE_S0_CPU 43      |
| TRUE      | GND                    |

2 TPs per

8 TPs, 2 with each of above TP pairs

## Left I/O Data Connector

| FUNC_TEST |                                |
|-----------|--------------------------------|
| TRUE      | =PP1V5_S0_LIO 45 63            |
| TRUE      | =PPDCIN_G3H_LIO 45 63          |
| TRUE      | =PP5V_S5_LIO 45 63             |
| TRUE      | =PP3V42_G3H_LIO 45 63          |
| TRUE      | PP5V_S0_AUDIO_PWR 45           |
| TRUE      | PP5V_S0_AUDIO 45               |
| TRUE      | GND_AUDIO_PWR 45               |
| TRUE      | GND_AUDIO 45                   |
| TRUE      | ACZ_SDATAIN<0> 21 45 79        |
| TRUE      | ACZ_SDATAOUT 21 45 79          |
| TRUE      | ACZ_BITCLK 21 45 79            |
| TRUE      | ACZ_RST_L 21 45 79             |
| TRUE      | EXCARD_OC_L 6 45 48            |
| TRUE      | LTUSB_OC_L 6 45                |
| TRUE      | LIO_BATT_ISENSE 45 51          |
| TRUE      | SMC_SYS_ISET 45 47             |
| TRUE      | SMC_BATT_ISET 45 47            |
| TRUE      | SMC_BATT_CHG_EN 45 47 48       |
| TRUE      | SMC_BC_ACOK 45 47 48           |
| TRUE      | SMC_ADAPTER_EN 43 45 47 48     |
| TRUE      | LIO_P3V3S0_EN_L 45 63          |
| TRUE      | LIO_DCIN_ISENSE 45 51          |
| TRUE      | LIO_P3V3S3_EN 45 62            |
| TRUE      | SMC_BATT_TRICKLE_EN_L 45 47 48 |
| TRUE      | SYS_ONEWIRE 45 47 48           |
| TRUE      | MINI_CLKREQ0_L 34 45           |
| TRUE      | SMC_EXCARD_CP 45 47 48         |
| TRUE      | EXCARD_CLKREQ0_L 34 45         |
| TRUE      | SMC_EXCARD_PWR_EN 45 47        |
| TRUE      | LIO_PLT_RESET_L 26 45          |
| TRUE      | ACZ_SYNC 21 45 79              |
| TRUE      | =USB2_LT_N 6 48                |
| TRUE      | =USB2_LT_P 6 48                |
| TRUE      | =USB2_EXCARD_N 6 45            |
| TRUE      | =USB2_EXCARD_P 6 45            |
| TRUE      | =PCIE_EXCARD_R2D_N 45 46       |
| TRUE      | =PCIE_EXCARD_R2D_P 45 46       |
| TRUE      | =PCIE_EXCARD_D2R_N 45 46       |
| TRUE      | =PCIE_EXCARD_D2R_P 45 46       |
| TRUE      | PCIE_CLK100M_EXCARD_P 34 45    |
| TRUE      | PCIE_CLK100M_EXCARD_N 34 45    |
| TRUE      | =PCIE_MINI_R2D_N 45 46         |
| TRUE      | =PCIE_MINI_R2D_P 45 46         |
| TRUE      | =PCIE_MINI_D2R_N 45 46         |
| TRUE      | =PCIE_MINI_D2R_P 45 46         |
| TRUE      | PCIE_CLK100M_MINI_P 34 45      |
| TRUE      | PCIE_CLK100M_MINI_N 34 45      |
| TRUE      | =SMBUS_LIO_SMC_SCL 27 45       |
| TRUE      | =SMBUS_LIO_SMC_SDA 27 45       |
| TRUE      | =SMBUS_LIO_SB_SCL 27 45        |
| TRUE      | =SMBUS_LIO_SB_SDA 27 45        |
| TRUE      | PCIE_WAKE_L 23 37 45           |

## Left I/O Power Connector

| FUNC_TEST |                           |
|-----------|---------------------------|
| TRUE      | =PPBUS_G3H_LIO_CONN 63 64 |
| TRUE      | GND                       |

Request for at least 10 GND test points  
NOTE: 10 additional GND test points are called out separately in these notes.


## Functional / ICT Test

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             |      |
| NONE                | 5    | 104            |      |



USB Port "A" (Debug Port) = Right USB 2.0 Port

44 =USB2\_RT\_P == USB2\_RT\_P == USB\_A\_P 22  
 MAKE\_BASE=TRUE  
 44 =USB2\_RT\_N == USB2\_RT\_N == USB\_A\_N 22  
 MAKE\_BASE=TRUE  
 44 =RTUSB\_OC\_L == RTUSB\_OC\_L == USB\_A\_OC\_L 22  
 MAKE\_BASE=TRUE

USB Port "B" = Trackpad (Geyser)

43 =USB\_TRACKPAD\_P == USB\_TRACKPAD\_P == USB\_B\_P 22  
 MAKE\_BASE=TRUE  
 43 =USB\_TRACKPAD\_N == USB\_TRACKPAD\_N == USB\_B\_N 22  
 MAKE\_BASE=TRUE  
 UNUSED\_USB\_B\_OC\_L == USB\_B\_OC\_L 22  
 MAKE\_BASE=TRUE

USB Port "C" = Left USB 2.0 Port

45 =USB2\_LT\_P == USB2\_LT\_P == USB\_C\_P 22  
 MAKE\_BASE=TRUE  
 45 =USB2\_LT\_N == USB2\_LT\_N == USB\_C\_N 22  
 MAKE\_BASE=TRUE  
 45 =LTUSB\_OC\_L == USB\_C\_OC\_L 22  
 MAKE\_BASE=TRUE

USB Port "D" = Camera

43 =USB2\_CAMERA\_P == USB2\_CAMERA\_P == USB\_D\_P 22  
 MAKE\_BASE=TRUE  
 43 =USB2\_CAMERA\_N == USB2\_CAMERA\_N == USB\_D\_N 22  
 MAKE\_BASE=TRUE  
 UNUSED\_USB\_D\_OC\_L == USB\_D\_OC\_L 22  
 MAKE\_BASE=TRUE

USB Port "E" = ExpressCard

45 =USB2\_EXCARD\_P == USB2\_EXCARD\_P == USB\_E\_P 22  
 MAKE\_BASE=TRUE  
 45 =USB2\_EXCARD\_N == USB2\_EXCARD\_N == USB\_E\_N 22  
 MAKE\_BASE=TRUE  
 45 =EXCARD\_OC\_L == USB\_E\_OC\_L 22  
 MAKE\_BASE=TRUE

USB Port "F" = IR Receiver

76 =USB\_IR\_P == USB\_IR\_P == USB\_F\_P 22  
 MAKE\_BASE=TRUE  
 76 =USB\_IR\_N == USB\_IR\_N == USB\_F\_N 22  
 MAKE\_BASE=TRUE

USB Port "G" = Bluetooth (M13P)

76 =USB\_BT\_P == USB\_BT\_P == USB\_G\_P 22  
 MAKE\_BASE=TRUE  
 76 =USB\_BT\_N == USB\_BT\_N == USB\_G\_N 22  
 MAKE\_BASE=TRUE

USB Port "H" = Reserved (PCI-E Mini Card)

TP\_USB2\_HP == USB\_H\_P 22  
 MAKE\_BASE=TRUE  
 TP\_USB2\_HN == USB\_H\_N 22  
 MAKE\_BASE=TRUE

Trace deleted to make room for other diffpairs over RAM connector.

TP\_SMC\_RSTGATE\_L == SMC\_RSTGATE\_L 47  
 MAKE\_BASE=TRUE  
 76 47 5 ALS\_GAIN == =RTALS\_GAIN 53  
 MAKE\_BASE=TRUE



NC\_ENET\_CTRL12 == ENET\_CTRL12 37  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC\_ENET\_CTRL25 == ENET\_CTRL25 37  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

ENET\_LOM\_DISABLE

R0600


SB\_GPIO30 1 1 0 2 37 ENET\_LOM\_DIS\_L 22

NOTE: BOM options "USB\_G\_OC\_PU" and "ENET\_LOM\_DISABLE" are mutually-exclusive.



| Signal Aliases   |               |
|--|---------------|
| SYNC_MASTER=N/A  | SYNC_DATE=N/A |
| NOTICE OF PROPRIETARY PROPERTY   |               |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING |               |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE   |               |
| II NOT TO REPRODUCE OR COPY IT   |               |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART  |               |

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             | 104  |
| NONE                | 6    |                |      |



CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM\*50  
 SO THE TDI PULL UP THROUGH 54.9 OHM, TMS PULL UP THROUGH 54.9 OHM  
 TCK PULL DOWN THROUGH 54.9 OHM (FOLLOW UP XDP DESIGN REFERENCE)


**CPU 1 OF 2-FSB**  
 SYNC\_MASTER=M42 SYNC\_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |              |                |      |
|---------------------|--------------|----------------|------|
| APPLE COMPUTER INC. | SIZE         | DRAWING NUMBER | REV. |
|                     | D            | 051-7099       | D    |
| SCALE               | SHT 7 OF 104 |                |      |
| NONE                |              |                |      |



=PPVCORE\_S0\_CPU (CPU CORE POWER)

=PP1V05\_S0\_CPU (CPU IO POWER 1.05V)

[VCCA=1.5 ONLY]  
=PP1V5\_S0\_CPU (CPU INTERNAL PLL POWER 1.5V)

VID FOR CPU POWER SUPPLY  
IF NO USE, NEED PULL-UP OR PULL-DOWN

LAYOUT NOTE:  
PROVIDE A TEST POINT (WITH NO STUB)  
TO CONNECT A DIFFERENTIAL PROBE  
BETWEEN VCCSENSE AND VSSSENSE AT THE  
LOCATION WHERE THE TWO 54.9 OHM  
RESISTORS TERMINATE THE 55 OHM  
TRANSMISSION LINE

LAYOUT NOTE: CONNECT R0803 TO TP\_VCCSENSE WITH NO STUB

LAYOUT NOTE: CPU\_VCCSENSE\_P/CPU\_VCCSENSE\_N USE ZO=27.4 OHM DIFFERENTIAL TRACE ROUTING


LAYOUT NOTE: VCCSENSE AND VSSSENSE LINES SHOULD BE OF EQUAL LENGTH

CPU 2 OF 2-PWR/GND  
SYNC\_MASTER=M42 SYNC\_DATE=11/16/2005  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |              |                |      |
|---------------------|--------------|----------------|------|
| APPLE COMPUTER INC. | SIZE         | DRAWING NUMBER | REV. |
|                     | D            | 051-7099       | D    |
| SCALE               | SHT 8 OF 104 |                |      |
| NONE                |              |                |      |




CPU VCORE HF AND BULK DECOUPLING



VCCA (CPU AVdd) Decoupling




VCCP (CPU I/O) Decoupling



CPU VCORE VID Connections

Resistors to allow for override of CPU VID  
Will probably be removed before production



CPU Decoupling & VID

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |              |                |      |
|---------------------|--------------|----------------|------|
| APPLE COMPUTER INC. | SIZE         | DRAWING NUMBER | REV. |
|                     | D            | 051-7099       | D    |
| SCALE               | SHT 9 OF 104 |                |      |
| NONE                |              |                |      |

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3

2

1

### CPU ZONE THERMAL SENSOR



### CPU MISC1-TEMP SENSOR

SYNC\_MASTER=M42 SYNC\_DATE=10/07/2005

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             |      |
| NONE                | 10   | 104            |      |

# CPU ITP700FLEX DEBUG SUPPORT




CPU ITP700FLEX DEBUG  
SYNC\_MASTER=MSZNC\_DATE=10/12/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  |                | OF   |
| NONE                | 11   |                | 104  |





- 79 7 5 FSB D L<0> → F1 HD0\*
- 79 7 5 FSB D L<1> → J1 HD1\*
- 79 7 5 FSB D L<2> → H1 HD2\*
- 79 7 5 FSB D L<3> → J5 HD3\*
- 79 7 5 FSB D L<4> → H1 HD4\*
- 79 7 5 FSB D L<5> → K2 HD5\*
- 79 7 5 FSB D L<6> → G1 HD6\*
- 79 7 5 FSB D L<7> → G2 HD7\*
- 79 7 5 FSB D L<8> → K9 HD8\*
- 79 7 5 FSB D L<9> → K1 HD9\*
- 79 7 5 FSB D L<10> → K7 HD10\*
- 79 7 5 FSB D L<11> → J8 HD11\*
- 79 7 5 FSB D L<12> → H4 HD12\*
- 79 7 5 FSB D L<13> → J1 HD13\*
- 79 7 5 FSB D L<14> → K11 HD14\*
- 79 7 5 FSB D L<15> → G4 HD15\*
- 79 7 5 FSB D L<16> → T10 HD16\*
- 79 7 5 FSB D L<17> → W1 HD17\*
- 79 7 5 FSB D L<18> → T3 HD18\*
- 79 7 5 FSB D L<19> → U7 HD19\*
- 79 7 5 FSB D L<20> → U9 HD20\*
- 79 7 5 FSB D L<21> → U11 HD21\*
- 79 7 5 FSB D L<22> → T11 HD22\*
- 79 7 5 FSB D L<23> → W9 HD23\*
- 79 7 5 FSB D L<24> → T1 HD24\*
- 79 7 5 FSB D L<25> → T8 HD25\*
- 79 7 5 FSB D L<26> → T4 HD26\*
- 79 7 5 FSB D L<27> → W7 HD27\*
- 79 7 5 FSB D L<28> → U5 HD28\*
- 79 7 5 FSB D L<29> → T9 HD29\*
- 79 7 5 FSB D L<30> → W6 HD30\*
- 79 7 5 FSB D L<31> → T5 HD31\*
- 79 7 5 FSB D L<32> → AB7 HD32\*
- 79 7 5 FSB D L<33> → AA9 HD33\*
- 79 7 5 FSB D L<34> → WA HD34\*
- 79 7 5 FSB D L<35> → W1 HD35\*
- 79 7 5 FSB D L<36> → Y1 HD36\*
- 79 7 5 FSB D L<37> → Y7 HD37\*
- 79 7 5 FSB D L<38> → W8 HD38\*
- 79 7 5 FSB D L<39> → Y10 HD39\*
- 79 7 5 FSB D L<40> → AB8 HD40\*
- 79 7 5 FSB D L<41> → W2 HD41\*
- 79 7 5 FSB D L<42> → AA4 HD42\*
- 79 7 5 FSB D L<43> → AA7 HD43\*
- 79 7 5 FSB D L<44> → AA2 HD44\*
- 79 7 5 FSB D L<45> → AA6 HD45\*
- 79 7 5 FSB D L<46> → AA1 HD46\*
- 79 7 5 FSB D L<47> → Y8 HD47\*
- 79 7 5 FSB D L<48> → AA1 HD48\*
- 79 7 5 FSB D L<49> → AB4 HD49\*
- 79 7 5 FSB D L<50> → AC9 HD50\*
- 79 7 5 FSB D L<51> → AB1 HD51\*
- 79 7 5 FSB D L<52> → AC1 HD52\*
- 79 7 5 FSB D L<53> → AB3 HD53\*
- 79 7 5 FSB D L<54> → AC2 HD54\*
- 79 7 5 FSB D L<55> → AD1 HD55\*
- 79 7 5 FSB D L<56> → AD2 HD56\*
- 79 7 5 FSB D L<57> → AC1 HD57\*
- 79 7 5 FSB D L<58> → AD7 HD58\*
- 79 7 5 FSB D L<59> → AC6 HD59\*
- 79 7 5 FSB D L<60> → AB5 HD60\*
- 79 7 5 FSB D L<61> → AD10 HD61\*
- 79 7 5 FSB D L<62> → AD4 HD62\*
- 79 7 5 FSB D L<63> → AC8 HD63\*

OMIT  
U1200  
945GM  
NB  
BGA  
(1 OF 10)

HOST

- HA3\* H9 → 79 FSB A L<3>
- HA4\* C9 → 79 FSB A L<4>
- HA5\* E11 → 79 FSB A L<5>
- HA6\* G11 → 79 FSB A L<6>
- HA7\* F11 → 79 FSB A L<7>
- HA8\* G12 → 79 FSB A L<8>
- HA9\* F9 → 79 FSB A L<9>
- HA10\* H11 → 79 FSB A L<10>
- HA11\* J12 → 79 FSB A L<11>
- HA12\* G14 → 79 FSB A L<12>
- HA13\* D9 → 79 FSB A L<13>
- HA14\* J14 → 79 FSB A L<14>
- HA15\* H13 → 79 FSB A L<15>
- HA16\* J15 → 79 FSB A L<16>
- HA17\* F14 → 79 FSB A L<17>
- HA18\* D12 → 79 FSB A L<18>
- HA19\* A11 → 79 FSB A L<19>
- HA20\* C11 → 79 FSB A L<20>
- HA21\* A12 → 79 FSB A L<21>
- HA22\* A13 → 79 FSB A L<22>
- HA23\* E13 → 79 FSB A L<23>
- HA24\* G13 → 79 FSB A L<24>
- HA25\* F12 → 79 FSB A L<25>
- HA26\* B12 → 79 FSB A L<26>
- HA27\* B14 → 79 FSB A L<27>
- HA28\* C12 → 79 FSB A L<28>
- HA29\* A14 → 79 FSB A L<29>
- HA30\* C14 → 79 FSB A L<30>
- HA31\* D14 → 79 FSB A L<31>
- HADS\* E8 → 79 FSB ADS L
- HADSTB0\* B9 → 79 FSB ADSTB L<0>
- HADSTB1\* C13 → 79 FSB ADSTB L<1>
- HAVREF J13 → NB FSB VREF
- HBNN\* C6 → FSB BNR L
- HBPR1\* E6 → FSB BPRI L
- HBREQ0\* C7 → FSB BREQ0 L
- HCPUST\* B7 → FSB CPUST L
- HDBSY\* A7 → FSB DBSY L
- HDEFER\* C3 → FSB DEFER L
- HDPWR\* J9 → FSB DPWR L
- HDRDY\* H8 → FSB DRDY L
- HDRVREF K13 →
- HDINV0\* J7 → 79 FSB DINV L<0>
- HDINV1\* W8 → 79 FSB DINV L<1>
- HDINV2\* U3 → 79 FSB DINV L<2>
- HDINV3\* AB10 → 79 FSB DINV L<3>
- HDSTBN0\* K4 → 79 FSB DSTBN L<0>
- HDSTBN1\* T7 → 79 FSB DSTBN L<1>
- HDSTBN2\* Y5 → 79 FSB DSTBN L<2>
- HDSTBN3\* AC4 → 79 FSB DSTBN L<3>
- HDSTBP0\* K3 → 79 FSB DSTBP L<0>
- HDSTBP1\* T6 → 79 FSB DSTBP L<1>
- HDSTBP2\* AA5 → 79 FSB DSTBP L<2>
- HDTSBP3\* AC5 → 79 FSB DSTBP L<3>
- HHIT\* D3 → 79 FSB HIT L
- HHITM\* D4 → 79 FSB HITM L
- HLOCK\* B3 → 79 FSB LOCK L
- HREQ0\* D8 → 79 FSB REQ L<0>
- HREQ1\* G8 → 79 FSB REQ L<1>
- HREQ2\* B8 → 79 FSB REQ L<2>
- HREQ3\* F8 → 79 FSB REQ L<3>
- HREQ4\* A8 → 79 FSB REQ L<4>
- HRS0\* B4 → 79 FSB RS L<0>
- HRS1\* E6 → 79 FSB RS L<1>
- HRS2\* D6 → 79 FSB RS L<2>
- HSLPCPU\* E3 → FSB SLPCPU L
- HTRDY\* E7 → 79 FSB TRDY L



**NB CPU Interface**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-7099</b> | REV.<br><b>D</b> |
|                     | SCALE<br>NONE    | SHEET<br>12 OF 104                |                  |

LVDS Disable

Can leave all signals NC if LVDS is not implemented Tie VCC\_TXLVDS and VCCA\_LVDS to GND. If SDVO is used VCCD\_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD\_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC



Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable

Tie DACx\_OUT, IRTNx, and IREF to 1.5V power rail. Tie VCCD\_TV DAC, VCCD\_QTV DAC, VCCA\_TV DACx, and VCCA\_TV BG to 1.5V power rail. Tie VSSA\_TV BG to GND.

CRT Disable

Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie HSYNC and VSYNC to GND. Tie VCCA\_CRT DAC to VCC Core rail, and tie VSSA\_CRT DAC and VCC\_SYNC to GND.



SDVO Alternate Function

SDVO\_TVCLKIN#
SDVO\_INT#
SDVO\_FLDSTALL#

SDVO\_TVCLKIN
SDVO\_INT
SDVO\_FLDSTALL

SDVOB\_RED#
SDVOB\_GREEN#
SDVOB\_BLUE#
SDVOB\_CLKN
SDVOC\_RED#
SDVOC\_GREEN#
SDVOC\_BLUE#
SDVOC\_CLKN

SDVOB\_RED
SDVOB\_GREEN
SDVOB\_BLUE
SDVOB\_CLKP
SDVOC\_RED
SDVOC\_GREEN
SDVOC\_BLUE
SDVOC\_CLKP

NB PEG / Video Interfaces

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SCALE, DRAWING NUMBER, SHT, OF, REV. Values: NONE, 051-7099, 13, 104, D




APPLE COMPUTER INC.



**NB Misc Interfaces**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | D    | 051-7099       | D         |
| SCALE               | NONE | SHT            | 14 OF 104 |



**NB DDR2 Interfaces**  
 SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-7099</b> | REV.<br><b>D</b> |
|                     | SCALE<br>NONE    | SHEET<br>15 OF 104                |                  |

NCTF balls are Not Critical To Function

These connections can break without impacting part performance.

U1200 945GM NB BGA (7 OF 10)

NCTF




**NB Power 1**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |               |                |      |
|---------------------|---------------|----------------|------|
| APPLE COMPUTER INC. | SIZE          | DRAWING NUMBER | REV. |
|                     | D             | 051-7099       | D    |
| SCALE               | SHT 16 OF 104 |                |      |
| NONE                |               |                |      |





**NB Power 2**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-7099</b> | REV.<br><b>D</b> |
|                     | SCALE<br>NONE    | SHEET<br>17                       | OF<br>104        |



**NB Grounds**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART












|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-7099</b> | REV.<br><b>D</b> |
|                     | SCALE<br>NONE    | SHEET<br>18                       | OF<br>104        |

### Power Interface


These are the power signals that leave the NB "block"

Rail Totals:

|             |                         |             |
|-------------|-------------------------|-------------|
| 2310mA Max? | =PPVCORE_S0_NB          | 1500mA Max  |
|             | =PP1V05_S0_FSB_NB       | 10mA Max?   |
|             | =PP1V05_S0_NB_VTT       | 800mA Max   |
|             | =PP1V05_S0_NB_CRT       | 7mA Max     |
| 3674mA Max  | =PP1V5_S0_NB            | 7mA Max     |
|             | =PP1V5_S0_NB_3G         | >1500mA Max |
|             | =PP1V5_S0_NB_3GPLL      |             |
|             | =PP1V5_S0_NB_PCIE       | 7mA Max     |
|             | =PP1V5_S0_NB_PLL        | 100mA Max   |
|             | =PP1V5_S0_NB_TVDAC      | 24mA Max    |
|             | =PP1V5_S0_NB_VCCD_HMPLL | 150mA Max   |
|             | =PP1V5_S0_NB_VCCAUX     | 1900mA Max  |
| 3200mA Max  | =PP1V8_S3_MEM_NB        | 3200mA Max  |
| 132mA Max   | =PP2V5_S0_NB_VCCSYN     | 70mA Max    |
|             | =PP2V5_S0_NB_VCC_TXLVDS | 60mA Max    |
|             | =PP2V5_S0_NB_VCCA_3GBG  | 2mA Max     |
| 40mA Max?   | =PP3V3_S0_NB            | 7mA Max     |
|             | =PP3V3_S0_NB_VCC_HV     | 40mA Max    |




**NB (GM) Decoupling**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



**NB Config Straps**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  |                | OF   |
| NONE                | 20   |                | 104  |



NOTE:  
POR IS SMC WILL PUT LAN INT'F  
INTO RESET STATE TO SAVE PWR.  
INTEL CONFIRMS OK TO LEAVE PINS

NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

| AC '07        | INTEL HIGH DEFINITION AUDIO   |
|---------------|---|
| ACZ_BIT_CLK   | INTERNAL 20K PD ONLY ENABLED IN S3COLD  |
| ACZ_RST#      | - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1:7 OR<br>- BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED   |
| ACZ_SDIN[0:2] | INTERNAL 20K PD   |
| ACZ_SDOUT     | INTERNAL 20K PD ENABLED DURING RESET<br>- LSO BIT IN AC'97 GLOBAL CONTROL REG = 1:5 OR<br>- BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED |
| ACZ_SYNC      | INTERNAL 20K PD   |

**SB: 1 OF 4**







SYNC\_MASTER=M38      SYNC\_DATE=11/16/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             |      |
| NONE                | 21   | 104            |      |



SB: 2 OF 4

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NOTE FOR R2323 (DEF=NOSTUFF)  
STRAPPING @ PWRK RISING:  
SE WILL DISABLE TCO TIMER  
SYSTEM REBOOT FEATURE


NOTE FOR GPIO25:  
- HAS INTERNAL 20K PU, ENABLED DURING RSMRST# AND DISABLED WITHIN 100MS AFTER RSMRST# DEASSERTS  
- CAN NOT BE LOW FOR 35US AFTER RSMRST# ON BOOT (DMI AC COUPLING MODE STRAP)

NOTE:  
SV\_SET\_UP IS LINDACARD DETECT  
HI = PRESENT  
LO = NOT PRESENT

LAYOUT NOTE:  
PLACE R2306-14 WHERE PHYSICALLY ACCESSIBLE

SB: 3 OF 4  
SYNC\_MASTER=M38 SYNC\_DATE=11/16/2005  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | D    | 051-7099       | D         |
| SCALE               | NONE | SHT            | 23 OF 104 |



NOTE FOR VCCLAN\_3\_3:  
S3 IF INTERNAL LAN IS USED  
S0 OR S3 IF NOT

NOTE:  
VCCCHDA AND VCCSUSHDA CAN BE 1.5V OR 3.3V  
DEPENDING ON VIO OF AZALIA INTERFACE  
CODEC IC'S CONSIDERED SO FAR ARE 3.3V

**SB: 4 OF 4**

SYNC\_MASTER=M38      SYNC\_DATE=11/16/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |               |                            |           |
|---------------------|---------------|----------------------------|-----------|
| APPLE COMPUTER INC. | SIZE<br>D     | DRAWING NUMBER<br>051-7099 | REV.<br>D |
|                     | SCALE<br>NONE | SHEET<br>24 OF 104         |           |






**SB: 4 OF 4**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-7099</b> | REV.<br><b>D</b> |
|                     | SCALE<br>NONE    | SHEET<br><b>25</b>                | OF<br><b>104</b> |

### RTC Battery Connector





518S0226

NOTE: R2607 and D2600 form the double-fault protection for RTC battery.



| Pin | Signal       | Resistor | Value |
|-----|--------------|----------|-------|
| 40  | PCI_FRAME L  | R2623    | 8.2K  |
| 40  | PCI_IRDY L   | R2624    | 8.2K  |
| 40  | PCI_TRDY L   | R2625    | 8.2K  |
| 40  | PCI_STOP L   | R2626    | 8.2K  |
| 40  | PCI_SERR L   | R2627    | 8.2K  |
| 40  | PCI_DEVSEL L | R2628    | 8.2K  |
| 40  | PCI_PERR L   | R2630    | 8.2K  |
| 40  | PCI_LOCK L   | R2629    | 8.2K  |
| 22  | PCI_REQ0 L   | R2632    | 8.2K  |
| 22  | PCI_REQ1 L   | R2631    | 8.2K  |
| 22  | PCI_REQ2 L   | R2633    | 8.2K  |
| 40  | PCI_REQ3 L   | R2634    | 8.2K  |
| 22  | INT_PIRQ0 L  | R2637    | 8.2K  |
| 22  | INT_PIRQ1 L  | R2636    | 8.2K  |
| 22  | INT_PIRQ2 L  | R2638    | 8.2K  |
| 40  | INT_PIRQ3 L  | R2639    | 8.2K  |
| 22  | SB_GPIO2     | R2640    | 8.2K  |
| 22  | SB_GPIO3     | R2642    | 8.2K  |
| 22  | SB_GPIO4     | R2641    | 8.2K  |

### SB RTC Crystal Circuit





This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.


Silk: "SYS RST"

### Platform Reset Connections


Unbuffered



Initial resistor values are based on CRB, but may change after characterization.




1G00 used as small & cheap inverter



**SB Misc**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             |      |
| NONE                | 26   | 104            |      |



**M1 SMBus Connections**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             | REV. |
| NONE                | 27   | 104            |      |





One cap for each side of every RPAK, one cap for every two discrete resistors  
 Ensure CS\_L and ODT resistors are close to SO-DIMM connector



Memory Active Termination

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             |      |
| NONE                | 30   | 104            |      |

# Page Notes


Power aliases required by this page:

- =PP5V\_S0\_MEMVTT
- =PP1V8\_S0\_MEMVTT
- =PP0V9\_S0\_MEMVTT\_LDO

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

## DDR2 Vtt Regulator



If power inputs are not S0,  
MEMVTT\_EN can be used to  
disable MEMVTT in sleep.  
Okay to turn off 5V and  
leave 1.8V powered in S3.

### Memory Vtt Supply

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE DRAWING NUMBER REV.

D 051-7099 D

SCALE SHEET OF

NONE 31 OF 104



**DDR2 Vref**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-7099</b> | REV.<br><b>D</b> |
|                     | SCALE<br>NONE    | SHT<br>32                         | OF<br>104        |





NEED TO CHECK CAP VALUE

(EACH POWER PIN PLACED ONE 0.1UF)  
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

(FROM ICH7 GPIO18 STPPCI\* )  
(FROM ICH7 GPIO20 STPCPU\* )

(CPU HOST 133/167MHZ)  
(GMCH HOST 133/167MHZ)  
(ITP HOST 133/167MHZ)  
(GMCH D\_REFSSCLKIN DISPLAY PLL B 100MHZ)  
(GPU PCI-E 100 MHZ )  
NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?  
(ICH7M DMI 100 MHZ )

(FOR PCI-E CARD)  
(ICH SATA 100 MHZ)  
(FROM ICH7 GPIO35 SIGNAL NAME WILL BE CHANGED TO SIO REMOVE 100M FROM SIGNAL NAME)  
(GMCH G\_CLKIN 100 MHZ )  
(FROM GMCH CLK\_REQ\*)  
(WIRELESS PCI-E 100 MHZ )  
(NOT USED )  
(GIGA LAN PCI-E 100 MHZ )


(GMCH D\_REFCLKIN DISPLAY PLL A 96MHZ)  
(FROM CPU VCORE PWR GOOD)  
(ICH7M USB 48MHZ)  
(ICH7M, SIO, LPC REF. 14.318MHZ)

| FCTSEL | FCTSEL | PIN 6          | PIN 7      | PIN 10 | PIN 11   |                              |
|--------|--------|----------------|------------|--------|----------|------------------------------|
| 0      | 0      | DOT96T         | DOT96C     | 100MT  | SST100MC | SST* FOR INT. GRAPHIC SYSTEM |
| 0      | 1      | DOT96T         | DOT96C     | SRCT0  | SRCC0    |                              |
| 1      | 0      | 27M NON SPREAD | 27M SPREAD | SRCT0  | SRCC0    | * FOR EXT. GRAPHIC SYSTEM    |
| 1      | 1      | OFF            | LOW        | SRCT0  | SRCC0    |                              |

**CLOCKS**  
SYNC\_MASTER=M3 SYNC\_DATE=10/12/2005

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             |      |
| NONE                | 33   | 104            |      |



NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

|   | FS_C | FS_B | FS_A | CPU      |
|---|------|------|------|----------|
| 0 | 0    | 0    | 0    | 266M     |
| 0 | 0    | 1    | 1    | 133M     |
| 0 | 1    | 0    | 0    | 166M     |
| 0 | 1    | 1    | 1    | 200M     |
| 1 | 0    | 0    | 0    | 100M     |
| 1 | 0    | 1    | 1    | 333M     |
| 1 | 1    | 0    | 0    | 400M     |
| 1 | 1    | 1    | 1    | RESERVED |

# NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED



**Clock Termination**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3


2

1

D

D


### TPM Crystal Circuit



C

C

### SMC G3Hot Oscillator



B

B

A

A

**Mobile Clocking**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             |      |
| NONE                | 37   | 104            |      |

8

7

6

5



4

3


2

1

# IDE (ODD) Connector



- 21 SATA A R2D C P == TP SATA A R2DP MAKE\_BASE=TRUE
- 21 SATA A R2D C N == TP SATA A R2DN MAKE\_BASE=TRUE
- 21 SATA A D2R P == TP SATA A D2RP MAKE\_BASE=TRUE
- 21 SATA A D2R N == TP SATA A D2RN MAKE\_BASE=TRUE



**PATA Connector**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-7099</b> | REV.<br><b>D</b> |
|                     | SCALE<br>NONE    | SHT<br>38                         | OF<br>104        |



**ETHERNET CONTROLLER**

SYNC\_MASTER=M42 SYNC\_DATE=10/12/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |       |                |      |
|---------------------|-------|----------------|------|
| APPLE COMPUTER INC. | SIZE  | DRAWING NUMBER | REV. |
|                     | D     | 051-7099       | D    |
| SCALE               | SHEET |                | OF   |
| NONE                | 41    |                | 104  |

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE |           |
|---------------------------|----------|-----------|
|                           | SPACING  | PHYSICAL  |
| PROVIDED                  | ENETCONN | ENET_100D |
|                           | ENETCONN | ENET_100D |
|                           | ENETCONN | ENET_100D |
| BY                        | ENETCONN | ENET_100D |
|                           | ENETCONN | ENET_100D |
|                           | ENETCONN | ENET_100D |
| ETHERNET                  | ENETCONN | ENET_100D |
|                           | ENETCONN | ENET_100D |
|                           | ENETCONN | ENET_100D |
| PHY                       | ENETCONN | ENET_100D |
|                           | ENETCONN | ENET_100D |
|                           | ENETCONN | ENET_100D |


### Page Notes

Power aliases required by this page:  
 - =PP2V5\_ENET  
 - =GND\_CHASSIS\_ENET

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

Transformers should be mirrored on opposite sides of the board



**Ethernet Connector**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  |                | OF   |
| NONE                | 42   |                | 104  |

# Yukon Power Control

Allows powering Yukon down during battery sleep to save power



When ENETPWR\_S3AC BOMOPTION is active:

| State    | FWPWR_EN_L | PM_SLP_S4_L | PM_SLP_S3BATT   | PM_SLP_S3BATT_L | P2V5S3_EN_L     | P1V2S3_RUNSS   |
|----------|------------|-------------|-----------------|-----------------|-----------------|----------------|
| S0 AC    | 0V         | 3.3V        | 0V (3.3V ON)    | 3.3V            | 0V (2.5V ON)    | 3.3V (1.2V ON) |
| S0 Batt  | 0V         | 3.3V        | 0V (3.3V ON)    | 3.3V            | 0V (2.5V ON)    | 3.3V (1.2V ON) |
| S3 AC    | 0V         | 3.3V        | 0V (3.3V ON)    | 3.3V            | 0V (2.5V ON)    | 3.3V (1.2V ON) |
| S3 Batt  | PBUS       | 3.3V        | PBUS (3.3V OFF) | 0V              | 3.3V (2.5V OFF) | 0V (1.2V OFF)  |
| S5 AC    | 0V         | 0V          | PBUS (3.3V OFF) | 0V              | Hi-Z (2.5V OFF) | 0V (1.2V OFF)  |
| S5 Batt  | PBUS       | 0V          | PBUS (3.3V OFF) | 0V              | Hi-Z (2.5V OFF) | 0V (1.2V OFF)  |
| G3H Batt | PBUS       | 0V          | PBUS (3.3V OFF) | 0V              | Hi-Z (2.5V OFF) | 0V (1.2V OFF)  |

When ENETPWR\_S3 BOMOPTION is active:

| State | PM_SLP_S4_L | PM_SLP_S3BATT   | PM_SLP_S3BATT_L | P2V5S3_EN_L     | P1V2S3_RUNSS   |
|-------|-------------|-----------------|-----------------|-----------------|----------------|
| S0    | 3.3V        | 0V (3.3V ON)    | 3.3V            | 0V (2.5V ON)    | 3.3V (1.2V ON) |
| S3    | 3.3V        | 0V (3.3V ON)    | 3.3V            | 0V (2.5V ON)    | 3.3V (1.2V ON) |
| S5    | 0V          | PBUS (3.3V OFF) | 0V              | Hi-Z (2.5V OFF) | 0V (1.2V OFF)  |
| G3H   | 0V          | PBUS (3.3V OFF) | 0V              | Hi-Z (2.5V OFF) | 0V (1.2V OFF)  |

## Yukon Power Control

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             |      |
| NONE                | 43   | 104            |      |

PAGE NOTES

INPUT
=PP3V3\_S0\_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
=PP3V3\_S0\_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
PCI\_GNT3\_L - PCI GRANT FROM SB
PCI\_CLK\_FW - NEED TO REFERENCE TO ALIAS PAGE
PCI\_RST\_L - PCI RESET FROM SB
FW\_PC0 - FIREWIRE POWER CLASS IDENTIFIER

INPUT/OUTPUT


PCI\_AD<0..31>, PCI\_C\_BE\_L<0..3>, PCI\_FRAME\_L, PCI\_IRDY\_L, PCI\_TRDY\_L,
PCI\_DEVSEL\_L, PCI\_STOP\_L, PCI\_PAR, PCI\_PERR\_L, PCI\_SERR\_L
FW\_A\_TPA\_P/N, FW\_A\_TPB\_P/N, FW\_A\_TPBIAS - PORT 0 FIREWIRE DIFF PAIRS
FW\_B\_TPA\_P/N, FW\_B\_TPB\_P/N, FW\_B\_TPBIAS - PORT 1 FIREWIRE DIFF PAIRS
FW\_C\_TPA\_P/N, FW\_C\_TPB\_P/N, FW\_C\_TPBIAS - PORT 2 FIREWIRE DIFF PAIRS

OUTPUT

PCI\_REQ3\_L - PCI REQUEST TO SB
PM\_CLKRUN\_L - CLOCK-RUN PCI PROTOCOL
INT\_PIROD\_L - INTERRUPT TO SB
PCI\_PME\_FW\_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)

PAGE HISTORY

5/18/2005 - FIRST REVISION OF PAGE
6/22/2005 - BGA VERSION OF FW32306 ADDED
6/22/2005 - CHANGED PIN # TO INT\_PIROD (PER ARCHITECTURAL DEFINITION)
6/22/2005 - CHANGED PIN # TO PCI\_PERR (PER ARCHITECTURAL DEFINITION)
6/22/2005 - CHANGED INT\_PIROD TO REQ3 (PER ARCHITECTURAL DEFINITION)
6/22/2005 - ADDED CLK\_FWE - DOWN ON BGA3 AND REMOVED CONNECTION TO PLT\_RST\_L
6/22/2005 - REMOVED CONSTRAINT SETS AS THEY WILL BE MANAGED ON BOARD SIDE
6/22/2005 - REMOVED CLK\_FWE - BGA3 NAME TO BE BGA USE COMPLIANT
6/22/2005 - BEING OUT PCI CONNECTION TO BE CONNECTED ON PORT PAGE
7/26/2005 - CONNECTED PIN E10 TO GND



FIREWIRE CONTROLLER

SYNC\_MASTER=(M42) SYNC\_DATE=08/29/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns for SIZE, DRAWING NUMBER, REV., SCALE, SHEET, and OF. Includes Apple Computer Inc. logo and drawing number 051-7099.




# Page Notes

Power aliases required by this page:  
 - =PPBUS\_S0\_FWPWSW (system supply for bus power)  
 - =PP3V3\_S0\_FWPORTPWSW


Signal aliases required by this page:  
 - =FWPWR\_PWRON (see related text note below)

BOM options provided by this page:  
 (NONE)

## Port Power Switch



## FireWire Port Current Sense



### FireWire Port Power

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             |      |
| NONE                | 45   | 104            |      |

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE |          |
|---------------------------|----------|----------|
|                           | SPACING  | PHYSICAL |
| PROVIDED                  | FW       | FW_110D  |
| BY                        | FW       | FW_110D  |
| PHY                       | FW       | FW_110D  |
| PAGE                      | FW       | FW_110D  |

### Page Notes

Power aliases required by this page:  
 - =PPFW\_PORT1  
 - =PP3V3\_S5\_FWLATEVG  
 - =GND\_CHASSIS\_FW\_PORT1

Signal aliases required by this page:  
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:  
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.


1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

### Termination

Place close to FireWire PHY




### "Snapback" & "Late VG" Protection




2nd TPA/TPB pair unused      3rd TPA/TPB pair unused

- FW B TPBIAS = NC FW B TPBIAS
- FW B TPA P = NC FW B TPAP
- FW B TPA N = NC FW B TPAN
- FW B TPB P = NC FW B TPBP
- FW B TPB N = NC FW B TPBN
- FW C TPBIAS = NC FW C TPBIAS
- FW C TPA P = NC FW C TPAP
- FW C TPA N = NC FW C TPAN
- FW C TPB P = NC FW C TPBP
- FW C TPB N = NC FW C TPBN

FW Power Class Strap  
Single-port system sets PC=0



### Late-VG Protection Power



**FireWire Ports**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  |                | OF   |
| NONE                | 46   |                | 104  |

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1

### Top-Case Connector



### Camera Connector



### Internal USB Connections

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |       |                |      |
|---------------------|-------|----------------|------|
| APPLE COMPUTER INC. | SIZE  | DRAWING NUMBER | REV. |
|                     | D     | 051-7099       | D    |
| SCALE               | SHEET |                | OF   |
| NONE                | 49    |                | 104  |

### Port Power Switch



### Right USB Port



Place L5200, L5205 and L5206 across moat

### External USB Connector


SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             |      |
| NONE                | 52   | 104            |      |

# Left I/O Board Connector



Left I/O Board Connector  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             |      |
| NONE                | 55   | 104            |      |

8

7

6

5

4

3

2

1

D

D

C

C


B

B


A

A


PCI-E x1 Port "A" = Ethernet (Yukon)  
 PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard




PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused



**PCI-E Connections**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-7099</b> | REV.<br><b>D</b> |
|                     | SCALE<br>NONE    | SHT <b>57</b> OF <b>104</b>       |                  |

8

7

6

5

4

3

2

1

UNUSED PINS HAVE THE FORMAT  
 THEY ARE HERE BY SOFTWARE. THEY  
 CAN BE LEFT UNCONNECTED.


| OMIT<br>U5800<br>SMC_H8S2116<br>BGA<br>(1 OF 4) |                     |                    |
|---|---------------------|--------------------|
| 23  | PM LAN ENABLE       | B12 P10            |
| 23  | SMC_RSTGATE L       | C13 P11            |
| 26  | ALL SYS_PWRGD       | A15 P12            |
| 48  | RSMRST_PWRGD        | B14 P13            |
| 23  | SMC_SB_NMI          | B15 P14            |
| 23  | PM_RSMRST L         | C14 P15            |
| 57  | IMVP_VR_ON          | D12 P16            |
| 23  | PM_PWRBTN L         | C15 P17            |
| 48  | SMC_P20             | D13 P20            |
| 48  | SMC_P21             | D14 P21            |
| 48  | SMC_P22             | D15 P22            |
| 48  | SMC_P23             | E12 P23            |
| 48 45 5   | SMC_BATT_TRICKLE_EN | E14 P24            |
| 48 45 5   | SMC_BATT_CHG_EN     | E15 P25            |
| 48  | SMC_P26             | E13 P26            |
| 48  | SMC_P27             | F14 P27            |
| 56 49 21 5                                      | LPC_AD<0>           | D9 P30/LAD0        |
| 56 49 21 5                                      | LPC_AD<1>           | C9 P31/LAD1        |
| 56 49 21 5                                      | LPC_AD<2>           | A9 P32/LAD2        |
| 56 49 21 5                                      | LPC_AD<3>           | B9 P33/LAD3        |
| 56 49 21 5                                      | LPC_FRAME L         | D8 P34/LFRAME*     |
| 26  | SMC_LRESET L        | C8 P35/LRESET*     |
| 36  | PCI_CLK_SMC         | A8 P36/LCLK        |
| 56 49 23 5                                      | INT_SERIRQ          | D7 P37/SERIRQ      |
| 48  | SMC_XDP_TMS         | A5 P40/TMIO        |
| 48  | SMC_SYS_LED_16B     | B5 P41/TMO0        |
| 27  | SMB_BSB_DATA        | D5 P42/SDA1        |
| 48  | SMC_TPM_PP          | C3 P43/TM11/EXSCK1 |
| 48  | SMC_XDP_TRST L      | B1 P44/TMO1        |
| 48  | SMC_XDP_TCK         | C2 P45             |
| 48  | SMC_SYS_LED         | D3 P46/PWX0/PWM0   |
| 53  | SMC_SYS_KBDLED      | C1 P47/PWX1/PWM1   |
| 49 48 5   | SMC_TX L            | G1 P50             |
| 49 48 5   | SMC_RX L            | G4 P51             |
| 27  | SMB_0_S0_CLK        | F2 P52/SCL0        |

| OMIT<br>U5800<br>SMC_H8S2116<br>BGA<br>(2 OF 4) |                   |                             |
|---|-------------------|-----------------------------|
| 21  | SMC_RCIN L        | R3 PA0/KIN8*/PA2CC          |
| 49 22 5   | BOOT_LPC_SPI L    | P3 PA1/KIN9*/PA2BD          |
| 26 23 5   | PM_SYSRST L       | R2 PA2/KIN10*/PS2AC         |
| 56 48   | SMC_TPM_RESET L   | N3 PA3/KIN11*/PS2AD         |
| 48 14   | PM_EXITS L        | R1 PA4/KIN12*/PS2BC         |
| 23  | PM_THRM L         | N2 PA5/KIN13*/PS2BD         |
| 48 45 5   | SYS_ONEWIRE       | M4 PA6/KIN14*/PS2CC         |
| 23  | PM_BATLOW L       | N1 PA7/KIN15*/PS2CD         |
| 23  | SMC_EXTSMI L      | B10 PB0/LSMI*               |
| 23  | SMC_RUNTIME_SCI L | A10 PB1/LSCI                |
| 36  | SMC_ODD_DETECT    | D10 PB2                     |
| 51 5  | ISENSE_CAL_EN     | A11 PB3                     |
| 48 45 5   | SMC_EXCARD_CP     | B11 PB4                     |
| 45 5  | SMC_EXCARD_PWR_EN | C11 PB5                     |
| 48 45 5   | SMC_EXCARD_OC L   | A12 PB6                     |
| 48 45 5   | SMC_XDP_TDO_3_3   | D11 PB7                     |
| 54  | SMC_FAN_0_CTL     | G14 PC0/TIOCA0/WUE8*        |
| 54  | SMC_FAN_1_CTL     | G15 PC1/TIOCB0/WUE9*        |
| 48 45 5   | SMC_FAN_2_CTL     | G13 PC2/TIOCC0/TCLKA/WUE10* |
| 48 45 5   | SMC_FAN_3_CTL     | G12 PC3/TIOCD0/TCLKB/WUE11* |
| 54  | SMC_FAN_0_TACH    | H14 PC4/TIOCA1/WUE12*       |
| 54  | SMC_FAN_1_TACH    | H15 PC5/TIOCB1/TCLKC/WUE13* |
| 48 45 5   | SMC_FAN_2_TACH    | H13 PC6/TIOCA2/WUE14*       |
| 48 45 5   | SMC_FAN_3_TACH    | H12 PC7/TIOCB2/TCLKD/WUE15* |
| 55  | SMS_X_AXIS        | M11 PD0/AN8                 |
| 55  | SMS_Y_AXIS        | P11 PD1/AN9                 |
| 55  | SMS_Z_AXIS        | R11 PD2/AN10                |
| 48 45 5   | SMC_ANALOG_ID     | N11 PD3/AN11                |
| 48 45 5   | SMC_NB_ISENSE     | P10 PD4/AN12                |
| 48 45 5   | SMC_MEM_ISENSE    | R10 PD5/AN13                |
| 53  | ALS_LEFT          | N10 PD6/AN14                |
| 53  | ALS_RIGHT         | M10 PD7/AN15                |

|                     |     |                  |     |
|---------------------|-----|------------------|-----|
| P60/KIN0*           | L13 | SMC_PM_G2_EN     | OUT |
| P61/KIN1*           | L14 | SMC_ADAPTER_EN   | OUT |
| P62/KIN2*           | L15 | SPI_ARB          | IN  |
| P63/KIN3*           | K12 | SPI_SCLK         | IN  |
| P64/KIN4*           | K13 | SPI_SI           | IN  |
| P65/KIN5*           | K14 | SPI_SO           | OUT |
| P66/IRQ6*/KIN6*     | J12 | SMC_PROCHOT_3_3  | L   |
| P67/IRQ7*/KIN7*     | J13 | SMC_CPU_INIT_3_3 | L   |
| P70/AN0             | N12 | SMC_CPU_ISENSE   | IN  |
| P71/AN1             | R13 | SMC_CPU_VSENSE   | IN  |
| P72/AN2             | P13 | SMC_GPU_ISENSE   | IN  |
| P73/AN3             | R14 | SMC_GPU_VSENSE   | IN  |
| P74/AN4             | P14 | SMC_DCIN_ISENSE  | IN  |
| P75/AN5             | R15 | SMC_PBUS_VSENSE  | IN  |
| P76/AN6             | N13 | SMC_BATT_ISENSE  | IN  |
| P77/AN7             | P15 | SMC_FWIRE_ISENSE | IN  |
| P80/PME*            | C7  | SMC_WAKE_SCI L   | IN  |
| P81/GA20            | A7  | SMC_TPM_GPIO     | OUT |
| P82/CLKRUN*         | B7  | PM_CLKRUN L      | OUT |
| P83/LPCRUN*         | D6  | PM_SUS_STAT L    | IN  |
| P84/IRQ3*/TXD1      | C6  | SC_TX L          | OUT |
| P85/IRQ4*/RXD1      | A6  | SC_RX L          | OUT |
| P86/IRQ5*/SCK1/SCL1 | B6  | SMB_BSB_CLK      | IO  |
| P90/IRQ2*           | K4  | SMC_ONOFF L      | IN  |
| P91/IRQ1*           | J2  | SMC_BC_ACOK      | IN  |
| P92/IRQ0*           | J1  | SMC_BS_ALERT L   | IN  |
| P93/IRQ12*          | J3  | PM_SLP_S3 L      | IN  |
| P94/IRQ13*          | J4  | PM_SLP_S4 L      | IN  |
| P95/IRQ14*          | H2  | PM_SLP_S5 L      | IN  |
| P96/EXCL            | H1  | SMC_SUS_CLK      | IN  |
| P97/IRQ15*/SDA0     | G2  | SMB_0_S0_DATA    | IO  |

|                     |    |                   |     |
|---------------------|----|-------------------|-----|
| PR0                 | M3 | SMC_CASE_OPEN     | IN  |
| PE1*/ETCK           | M2 | SMC_TCK           | IN  |
| PE2*/ETDI           | M1 | SMC_TDI           | IN  |
| PE3*/ETDO           | L4 | SMC_TDO           | OUT |
| PE4*/ETMS           | L2 | SMC_TMS           | IN  |
| PF0/IRQ8*/PWM2      | M7 | SMC_PF0           | 48  |
| PF1/IRQ9*/PWM3      | P6 | SMC_PF1           | 48  |
| PF2/IRQ10*/TMOY     | R6 | SMC_LID           | IN  |
| PF3/IRQ11*/TMOX     | N6 | SMC_CPU_RESET_3_3 | L   |
| PF4/PWM4            | M6 | SMC_BATT_ISET     | OUT |
| PF5/PWM5            | R5 | SMC_BATT_VSET     | OUT |
| PF6/PWM6            | P5 | SMC_SYS_ISET      | OUT |
| PF7/PWM7            | N5 | SMC_SYS_VSET      | OUT |
| PG0/EXIRQ8*/TMIX    | P9 | SPI_CE L          | IO  |
| PG1/EXIRQ9*/TMIX    | R9 | SMC_XDP_TCK_3_3   | IO  |
| PG2/EXIRQ10*/SDA2   | N9 | SMB_BSA_DATA      | IO  |
| PG3/EXIRQ11*/SCL2   | P8 | SMB_BSA_CLK       | IO  |
| PG4/EXIRQ12*/EXSDAA | R8 | SMB_A_S3_DATA     | IO  |
| PG5/EXIRQ13*/EXSCLA | M8 | SMB_A_S3_CLK      | IO  |
| PG6/EXIRQ14*/EXSDAB | P7 | SMB_B_S0_DATA     | IO  |
| PG7/EXIRQ15*/EXSCLB | R7 | SMB_B_S0_CLK      | IO  |
| PH0/EXIRQ6*         | E1 | SMC_PROCHOT       | OUT |
| PH1/EXIRQ7*         | F3 | SMC_THRMTRIP      | OUT |
| PH2/FWE             | K2 | SMC_FWE           | IN  |
| PH3/EXEXCL          | C4 | ALS_GAIN          | OUT |
| PH4                 | D4 | SMS_INT L         | OUT |
| PH5                 | B3 | SMS_ONOFF L       | OUT |

| OMIT<br>U5800<br>SMC_H8S2116<br>BGA<br>(4 OF 4) |      |
|---|------|
| G3  | NC0  |
| H3  | NC1  |
| K3  | NC2  |
| L3  | NC3  |
| N4  | NC4  |
| M5  | NC5  |
| N7  | NC6  |
| M12   | NC7  |
| M13   | NC8  |
| L12   | NC9  |
| K15   | NC10 |
| J14   | NC11 |
| NC12  | E15  |
| NC13  | A14  |
| NC14  | C12  |
| NC15  | C10  |
| NC16  | C5   |
| NC17  | A3   |
| NC18  | B8   |
| NC19  | E4   |
| NC20  | H4   |
| NC21  | M9   |
| NC22  | N8   |



**SMC**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             | REV. |
| NONE                | 58   | 104            |      |

### SMC Reset Button / Brownout Detect



Silk: "SMC\_RST"

### SMC Crystal Circuit





### Debug Power Button




Silk: "PWR\_BTN"


### SMC AVREF Supply




### SMC 1.05V to 3.3V Level Shifting



### SMC 3.3V to 1.05V Level Shifting





### System (Sleep) LED Circuit



### SMC PWRGD Circuit


Reports when 5V S5 and 3.3V S5 are in regulation



**SMC Support**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             |      |
| NONE                | 59   | 104            |      |





LPC+ Debug Connector

SYNC\_MASTER=M42 SYNC\_DATE=07/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|   |               |                            |           |
|---|---------------|----------------------------|-----------|
|  APPLE COMPUTER INC. | SIZE<br>D     | DRAWING NUMBER<br>051-7099 | REV.<br>D |
|   | SCALE<br>NONE | SHEETS<br>60               | OF<br>104 |

# GPU / Heat Pipe Thermal Sensor




| PART NUMBER | QTY | DESCRIPTION      | REFERENCE DES | CRITICAL | BOM OPTION   |
|-------------|-----|------------------|---------------|----------|--------------|
| 116S0004    | 1   | RES,0,1/16W,0402 | C6120         | CRITICAL | HSTHMSNS_NOT |

# Right-Side/Fin Stack Thermal Sensor



# CPU Back-Up Thermal Diode



**Thermal Sensors**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-7099</b> | REV.<br><b>D</b> |
|                     | SCALE<br>NONE    | SHEET<br>61 OF 104                |                  |


CPU Voltage Sense / Filter




GPU Voltage Sense / Filter




PBUS Voltage Sense Enable & Filter




FireWire Current Sense Filter




DCIN Current Sense Filter




Battery Current Sense Filter




CPU Current Sense Filter




GPU Current Sense Filter



1.8V S3 (Memory) Current Sense Filter




1.05V S0 (NB) Current Sense Filter



Current Sense Calibration Circuit


Switches in fixed load on power supplies to calibrate current sense circuits



Current & Voltage Sensing

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | D    | 051-7099       | D         |
| SCALE               | NONE | SHT            | 62 OF 104 |



R6309 IS NOT NEEDED WHEN SHARING SPI FLASH WITH ICH7M AND TEKOA(LAN CHIP)  
 R6307 AND R6306 SHOULD BE PLACED LESS THAN 100 MILS FORM ICH7M  
 R6303 SHOULD BE PLACED LESS THAN 100 MILS FORM FLASH ROM

**SPI BOOTROM**  
 SYNC\_MASTER=MS SYNC\_DATE=11/16/2005  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|       |      |                |      |
|-------|------|----------------|------|
|       | SIZE | DRAWING NUMBER | REV. |
|       | D    | 051-7099       | D    |
| SCALE | SHT  |                | OF   |
| NONE  | 63   |                | 104  |

8

7

6

5


4

3


2

1


### Left ALS Filter



### Right ALS Circuit



### Keyboard LED Driver



### ALS Support

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  |                | OF   |
| NONE                | 64   |                | 104  |

8

7

6


5

4

3

2

1



**Fan Connectors**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-7099</b> | REV.<br><b>D</b> |
|                     | SCALE<br>NONE    | SHT<br>65                         | OF<br>104        |



Desired orientation when placed on board top-side:



Desired orientation when placed on board bottom-side:




M1 placement: Bottom-side

**Sudden Motion Sensor (SMS)**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  |                | OF   |
| NONE                | 66   |                | 104  |



LAYOUT NOTE:  
PLACE WHERE ACCESSIBLE

LAYOUT NOTE:  
PLACE R6702-03 WHERE ACCESSIBLE

NOTE:  
SINCE CURRENT OF VSB IS NOT YET ON SPEC,  
1/8W (R6704/R6705) IS USED FOR NOW

**TPM**

SYNC\_MASTER=M38      SYNC\_DATE=11/16/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             | REV. |
| NONE                | 67   | 104            |      |






| DPRSLPVR | DPRSTP* | PSI* | Operation | Mode |
|----------|---------|------|-----------|------|
| 0        | 1       | 1    | 2-Phase   | CCM  |
| 0        | 1       | 0    | 1-Phase   | CCM  |
| 1        | 0       | 1    | 1-Phase   | DCM  |
| 1        | 1       | 0    | 1-Phase   | DCM  |

**IMVP6 CPU VCore Regulator**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


$V_{out} = Gain * ((2.1 \text{ mV/A} * I_{load}) + V_{offset})$   
 $V_{offset} = (V_{drp\_offset} * K_{droop}) + V_{amp\_offset}$   
 $Gain = R_c / (R_a + R_b)$   
 $V_{offset \text{ worst-case}} \sim 2.3\text{mV} (+/- \sim 1\text{A offset})$   
 $V_{out @ 36\text{A}} = 2.44\text{V} - 2.60\text{V}$




Connect to RUNSS pins to control outputs.  
 If unconnected, powers up with VIN.  
 NOTE: Be aware of pull-ups to VIN on these signals.

$$V_{out} = 0.8V * (1 + R_a / R_b)$$

### 5V S3 FET



### 5V S0 FET



### 5V / 1.5V Power Supply

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|               |                    |                            |           |
|---------------|--------------------|----------------------------|-----------|
| SCALE<br>NONE | SIZE<br>D          | DRAWING NUMBER<br>051-7099 | REV.<br>D |
|               | SHEET<br>76 OF 104 |                            |           |




APPLE COMPUTER INC.


## 2.5V S3 Regulator




## 2.5V S0 FET



## 1.2V S3 Regulator



## 1.2V S0 FET



### 2.5V & 1.2V Regulators

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | D    | 051-7099       | D         |
| SCALE               | NONE | SHT            | 77 OF 104 |



### 1.8V S3 Current Sense

Placement Note:  
 Keep C7890, R7890,  
 R7894 and R7897  
 close to inductor



Vout = 1.83V  
 17A max output  
 (Q7820 limit)

$$V_{out} = 0.6V * (1 + R_a / R_b)$$

### 1.8V S0 FET

**1.8V Supply**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |               |                            |           |
|---------------------|---------------|----------------------------|-----------|
| APPLE COMPUTER INC. | SIZE<br>D     | DRAWING NUMBER<br>051-7099 | REV.<br>D |
|                     | SCALE<br>NONE | SHEET<br>78 OF 104         |           |



**3.3V / 1.05V Power Supplies**


SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | D    | 051-7099       | D         |
| SCALE               | NONE | SHT            | 79 OF 104 |


# Power Control Signals



# 3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator

| State               | SMC_PM_G2_ENABLE | PM_SLP_S4_L | PM_SLP_S3_L |
|---------------------|------------------|-------------|-------------|
| Run (S0)            | 1                | 1           | 1           |
| Sleep (S3)          | 1                | 1           | 0           |
| Soft-Off (S5)       | 1                | 0           | 0           |
| Battery Off (G3Hot) | 0                | 0           | 0           |



# 1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




# Unused PGOOD Signals

|                   |                     |
|-------------------|---------------------|
| 58 =P5VP1V5_PGOOD | = TP_P5V_P1V5_PGOOD |
| 60 =P1V8S3_PGOOD  | = TP_P1V8S3_PGOOD   |
|                   | MAKE_BASE=TRUE      |
|                   | MAKE_BASE=TRUE      |

# Other S0 Rails PWRGD Circuit

Reports when 5V S0, 3.3V S0, 2.5V S0, 1.8V S0, 1.2V S0 and 0.9V S0 are in regulation




# 3.3V G3Hot Supply & Power Control

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             | REV. |
| NONE                | 80   | 104            |      |



8

7

6

5

4

3


2

1

D

D


### Left I/O Power Connector



C

C

### Battery Connector (Digital Signals)



B

B

A

A

PBus-In & Battery Connectors  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             |      |
| NONE                | 82   | 104            |      |

8

7

6

5


4

3

2

1






| Signal          | U8400 M56P BGA (1 OF 7) | PCIE EXPRESS BUS INTERFACE     |
|-----------------|-------------------------|--------------------------------|
| PEG R2D C P<0>  | C8420 0.1uF             | PEG R2D P<0> → AH31 PCIE_RX0P  |
| PEG R2D C N<0>  | C8421 0.1uF             | PEG R2D N<0> → AH31 PCIE_RX0N  |
| PEG R2D C P<1>  | C8422 0.1uF             | PEG R2D P<1> → AH30 PCIE_RX1P  |
| PEG R2D C N<1>  | C8423 0.1uF             | PEG R2D N<1> → AG30 PCIE_RX1N  |
| PEG R2D C P<2>  | C8424 0.1uF             | PEG R2D P<2> → AG32 PCIE_RX2P  |
| PEG R2D C N<2>  | C8425 0.1uF             | PEG R2D N<2> → AF32 PCIE_RX2N  |
| PEG R2D C P<3>  | C8426 0.1uF             | PEG R2D P<3> → AE31 PCIE_RX3P  |
| PEG R2D C N<3>  | C8427 0.1uF             | PEG R2D N<3> → AE31 PCIE_RX3N  |
| PEG R2D C P<4>  | C8428 0.1uF             | PEG R2D P<4> → AE30 PCIE_RX4P  |
| PEG R2D C N<4>  | C8429 0.1uF             | PEG R2D N<4> → AD30 PCIE_RX4N  |
| PEG R2D C P<5>  | C8430 0.1uF             | PEG R2D P<5> → AD32 PCIE_RX5P  |
| PEG R2D C N<5>  | C8431 0.1uF             | PEG R2D N<5> → AC32 PCIE_RX5N  |
| PEG R2D C P<6>  | C8432 0.1uF             | PEG R2D P<6> → AC31 PCIE_RX6P  |
| PEG R2D C N<6>  | C8433 0.1uF             | PEG R2D N<6> → AB31 PCIE_RX6N  |
| PEG R2D C P<7>  | C8434 0.1uF             | PEG R2D P<7> → AB30 PCIE_RX7P  |
| PEG R2D C N<7>  | C8435 0.1uF             | PEG R2D N<7> → AA30 PCIE_RX7N  |
| PEG R2D C P<8>  | C8436 0.1uF             | PEG R2D P<8> → AA32 PCIE_RX8P  |
| PEG R2D C N<8>  | C8437 0.1uF             | PEG R2D N<8> → Y32 PCIE_RX8N   |
| PEG R2D C P<9>  | C8438 0.1uF             | PEG R2D P<9> → Y31 PCIE_RX9P   |
| PEG R2D C N<9>  | C8439 0.1uF             | PEG R2D N<9> → W31 PCIE_RX9N   |
| PEG R2D C P<10> | C8440 0.1uF             | PEG R2D P<10> → W30 PCIE_RX10P |
| PEG R2D C N<10> | C8441 0.1uF             | PEG R2D N<10> → V30 PCIE_RX10N |
| PEG R2D C P<11> | C8442 0.1uF             | PEG R2D P<11> → V32 PCIE_RX11P |
| PEG R2D C N<11> | C8443 0.1uF             | PEG R2D N<11> → U32 PCIE_RX11N |
| PEG R2D C P<12> | C8444 0.1uF             | PEG R2D P<12> → U31 PCIE_RX12P |
| PEG R2D C N<12> | C8445 0.1uF             | PEG R2D N<12> → T31 PCIE_RX12N |
| PEG R2D C P<13> | C8446 0.1uF             | PEG R2D P<13> → T30 PCIE_RX13P |
| PEG R2D C N<13> | C8447 0.1uF             | PEG R2D N<13> → R30 PCIE_RX13N |
| PEG R2D C P<14> | C8448 0.1uF             | PEG R2D P<14> → R32 PCIE_RX14P |
| PEG R2D C N<14> | C8449 0.1uF             | PEG R2D N<14> → P32 PCIE_RX14N |
| PEG R2D C P<15> | C8450 0.1uF             | PEG R2D P<15> → P31 PCIE_RX15P |
| PEG R2D C N<15> | C8451 0.1uF             | PEG R2D N<15> → N31 PCIE_RX15N |

**ATI M56 PCI-E**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# GPU VCore Current Sense

## GPU VCore Supply



**Placement Note:**  
 Keep C8590, R8590,  
 R8594 and R8597  
 close to inductor

Vout = 1.10V / 0.95V  
 17A max output  
 (Q8520 limit)


## Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC to BBP voltage.  
 NOTE: BBP tracks VDDC based on GPU voltage GPIO.

$$V_{out}(low) = 0.6V * (1 + R_a / R_b)$$

$$V_{out}(high) = 0.6V * (1 + R_a / R_{eq})$$

$$R_{eq} = R_b || R_c$$



Vout = (1.58V //) 1.50V  
 180mA max output  
 (LDO limit)

$$V_{out}(low) = 0.59V * (1 + R_a/R_b)$$


$$V_{out}(high) = 0.59V * (1 + R_a/R_{eq})$$

$$R_{eq} = R_b || R_c$$

For proper M56 power sequence, this pull-up must be powered before VCore  
 Pull-up voltage must be high enough to satisfy BBP FET Vgs (where Vs = 1.2V)  
 SI3446DV max Vgs is 1.6V  
 Vin must be > 2.8V

## Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.55V when active. When inactive, provides VSS to BBN pins.



Vout = -Vin \* Rb / Ra  
 Recommended values:  
 Ra = Vin / 50 uA  
 Rb = -Vout / 50 uA

Vout = -0.55V  
 125mA max output  
 (Regulator limit)

### GPU (M56) Core Supplies

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |               |                |      |
|---------------------|---------------|----------------|------|
| APPLE COMPUTER INC. | SIZE          | DRAWING NUMBER | REV. |
|                     | D             | 051-7099       | D    |
| SCALE               | SHT 85 OF 104 |                |      |
| NONE                |               |                |      |

# Page Notes

Power aliases required by this page:


- =PP1V5\_GPU\_VDD15
- =PP1VR1V3\_GPU\_VCORE

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



ATI M56 Core Power  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | D    | 051-7099       | D         |
| SCALE               | NONE | SHT            | 86 OF 104 |

# Page Notes

Power aliases required by this page:  
 - =PP1V8R2V0\_S0\_FB\_GPU

Signal aliases required by this page:  
 (NONE)


BOM options provided by this page:  
 (NONE)



**ATI M56 Frame Buffer I/F**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |               |                            |           |
|---------------------|---------------|----------------------------|-----------|
| APPLE COMPUTER INC. | SIZE<br>D     | DRAWING NUMBER<br>051-7099 | REV.<br>D |
|                     | SCALE<br>NONE | SHEET<br>87 OF 104         |           |



ROMCFGID[3..0]  
 0000 = 128MB  
 0010 = 256MB  
 0100 = 64MB  
 0110 = Reserved

| Signal      | Component | Value | Notes |
|-------------|-----------|-------|-------|
| GPU_GPIO_0  | R8800     | 10K   |       |
| GPU_GPIO_1  | R8802     | 10K   |       |
| GPU_GPIO_2  | R8804     | 10K   |       |
| GPU_GPIO_3  | R8806     | 10K   |       |
| GPU_GPIO_4  | R8809     | 10K   |       |
| GPU_GPIO_5  | R8813     | 10K   |       |
| GPU_GPIO_6  | R8824     | 10K   |       |
| GPU_GPIO_7  | R8801     | 10K   |       |
| GPU_GPIO_8  | R8803     | 10K   |       |
| GPU_GPIO_9  | R8805     | 10K   |       |
| GPU_GPIO_10 | R8808     | 10K   |       |
| GPU_GPIO_11 | R8811     | 10K   |       |
| GPU_GPIO_12 | R8827     | 10K   |       |
| GPU_GPIO_13 | R8801     | 10K   |       |
| GPU_GPIO_14 | R8803     | 10K   |       |
| GPU_GPIO_15 | R8805     | 10K   |       |
| GPU_GPIO_16 | R8808     | 10K   |       |
| GPU_GPIO_17 | R8811     | 10K   |       |
| GPU_GPIO_18 | R8827     | 10K   |       |
| GPU_GPIO_19 | R8801     | 10K   |       |
| GPU_GPIO_20 | R8803     | 10K   |       |
| GPU_GPIO_21 | R8805     | 10K   |       |
| GPU_GPIO_22 | R8808     | 10K   |       |
| GPU_GPIO_23 | R8811     | 10K   |       |
| GPU_GPIO_24 | R8827     | 10K   |       |
| GPU_GPIO_25 | R8801     | 10K   |       |
| GPU_GPIO_26 | R8803     | 10K   |       |
| GPU_GPIO_27 | R8805     | 10K   |       |
| GPU_GPIO_28 | R8808     | 10K   |       |
| GPU_GPIO_29 | R8811     | 10K   |       |
| GPU_GPIO_30 | R8827     | 10K   |       |
| GPU_GPIO_31 | R8801     | 10K   |       |
| GPU_GPIO_32 | R8803     | 10K   |       |
| GPU_GPIO_33 | R8805     | 10K   |       |
| GPU_GPIO_34 | R8808     | 10K   |       |


Renamed signals

|                       |                    |
|-----------------------|--------------------|
| GPU_CLK27M            | GPU_XTALIN         |
| NC_GPU_XTALOUT        | GPU_XTALOUT        |
| NC_ATI_ROMCS_L        | TP_ATI_ROMCS_L     |
| NC_FB_A_MAL2          | TP_FB_A_MAL2       |
| NC_FB_B_MAL2          | TP_FB_B_MAL2       |
| NC_GPU_GENERICA       | GPU_GENERICA       |
| NC_GPU_GENERICB       | GPU_GENERICB       |
| NC_GPU_GENERICC       | GPU_GENERICC       |
| NC_GPU_VGA_R          | GPU_VGA_R          |
| NC_GPU_VGA_G          | GPU_VGA_G          |
| NC_GPU_VGA_B          | GPU_VGA_B          |
| TP_GPU_VGA_HSYNC      | GPU_VGA_HSYNC      |
| TP_GPU_VGA_VSYNC      | GPU_VGA_VSYNC      |
| NC_GPU_TV_Y           | GPU_TV_Y           |
| NC_GPU_TV_C           | GPU_TV_C           |
| NC_GPU_TV_COMP        | GPU_TV_COMP        |
| NC_LVDS_U_DATAP<3>    | LVDS_U_DATA_P<3>   |
| NC_LVDS_U_DATAN<3>    | LVDS_U_DATA_N<3>   |
| NC_LVDS_L_DATAP<3>    | LVDS_L_DATA_P<3>   |
| NC_LVDS_L_DATAN<3>    | LVDS_L_DATA_N<3>   |
| NC_ATI_DVPCLK         | ATI_DVPCLK         |
| NC_ATI_DVPCNTL<2..0>  | ATI_DVPCNTL<2..0>  |
| NC_ATI_DVPDATA<15..0> | ATI_DVPDATA<15..0> |

Required for debug access

TP\_ATI\_DVPDATA<23..16> = ATI\_DVPDATA<23..16>

Also required: GPIO10 - GPIO13



**GPU Straps**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
- =PPIV8\_S0\_FB\_VDD
- =PPIV8\_S0\_FB\_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



NOTE: U8900 DQ0-7 MUST connect to GPU DQA0-7 or DQA8-15. Bits can be swapped within byte-lane, but software must know how these bits are mapped for GPU to support GDDR3 vendor/device identification scheme.


GDDR3 Frame Buffer A

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
- =PPIV8\_S0\_FB\_VDD
- =PPIV8\_S0\_FB\_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)





GDDR3 Frame Buffer B
SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# Page Notes

Power aliases required by this page:  
 - =PP3V3\_GPU\_GPIOS  
 - =PP2V5\_PVDD  
 - =PP1V8\_GPU\_LVDS\_PLL

Signal aliases required by this page:  
 - =I2C\_GPU\_TMDS\_SDA - I2C data line for external TMDS transmitters  
 - =I2C\_GPU\_TMDS\_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:  
 (NONE)



U8400 M56P BGA (6 OF 7)

|         |      |         |                 |        |                 |
|---------|------|---------|-----------------|--------|-----------------|
| GPIO_18 | AE13 | GPIO_18 | VREFG           | AC8    | ATI VREFG       |
| GPIO_19 | AF13 | GPIO_19 | GPIO_0          | AD4    | GPU GPIO 0      |
| GPIO_20 | AF9  | GPIO_20 | GPIO_1          | AD2    | GPU GPIO 1      |
| GPIO_21 | AG7  | GPIO_21 | GPIO_2          | AD1    | GPU GPIO 2      |
| GPIO_22 | AE10 | GPIO_22 | GPIO_3          | AD3    | GPU GPIO 3      |
| GPIO_23 | AE9  | GPIO_23 | GPIO_4          | AC1    | GPU GPIO 4      |
| GPIO_24 | AF7  | GPIO_24 | GPIO_5          | AC2    | GPU GPIO 5      |
| GPIO_25 | AF8  | GPIO_25 | GPIO_6          | AC3    | GPU GPIO 6      |
| GPIO_26 | AH6  | GPIO_26 | GPIO_7          | AC6    | GPU GPIO 7      |
| GPIO_27 | AF10 | GPIO_27 | GPIO_8          | AB2    | GPU GPIO 8      |
| GPIO_28 | AG10 | GPIO_28 | GPIO_9          | AC5    | GPU GPIO 9      |
| GPIO_29 | AH9  | GPIO_29 | GPIO_10         | AC4    | GPU GPIO 10     |
| GPIO_30 | AH8  | GPIO_30 | GPIO_11         | AB3    | GPU GPIO 11     |
| GPIO_31 | AH8  | GPIO_31 | GPIO_12         | AB4    | GPU GPIO 12     |
| GPIO_32 | AG9  | GPIO_32 | GPIO_13         | AB5    | GPU GPIO 13     |
| GPIO_33 | AH7  | GPIO_33 | GPIO_14         | AD5    | GPU GPIO 14     |
| GPIO_34 | AG8  | GPIO_34 | GPIO_15         | AB8    | GPU GPIO 15     |
|         |      |         | GPIO_16         | AB8    | GPU GPIO 16     |
|         |      |         | GPIO_17         | AB7    | GPU GPIO 17     |
|         |      |         | GENERIC_A       | AK22   | GPU GENERIC_A   |
|         |      |         | GENERIC_B       | AF23   | GPU GENERIC_B   |
|         |      |         | GENERIC_C       | AE23   | GPU GENERIC_C   |
|         |      |         | GENERIC_D       | AD23   | GPU GENERIC_D   |
|         |      |         | PANEL_DIGON     | AE11   | GPU DIGON       |
|         |      |         | CONTROL_VARY_BL | AD12   | GPU VARY BL     |
|         |      |         | NC0             | AB6    | NC              |
|         |      |         | NC_DVOVMODE_0   | AK4    | NC              |
|         |      |         | NC_DVOVMODE_1   | AL4    | NC              |
|         |      |         | DVPCLK          | AG1    | ATI DVPCCLK     |
|         |      |         | DVPCNTL_0       | AF2    | ATI DVPCNTL<0>  |
|         |      |         | DVPCNTL_1       | AF1    | ATI DVPCNTL<1>  |
|         |      |         | DVPCNTL_2       | AF3    | ATI DVPCNTL<2>  |
|         |      |         | DVPDATA_0       | AG2    | ATI DVPDATA<0>  |
|         |      |         | DVPDATA_1       | AG3    | ATI DVPDATA<1>  |
|         |      |         | DVPDATA_2       | AH2    | ATI DVPDATA<2>  |
|         |      |         | DVPDATA_3       | AH3    | ATI DVPDATA<3>  |
|         |      |         | DVPDATA_4       | AT2    | ATI DVPDATA<4>  |
|         |      |         | DVPDATA_5       | AJ1    | ATI DVPDATA<5>  |
|         |      |         | DVPDATA_6       | AK2    | ATI DVPDATA<6>  |
|         |      |         | DVPDATA_7       | AK1    | ATI DVPDATA<7>  |
|         |      |         | DVPDATA_8       | AL3    | ATI DVPDATA<8>  |
|         |      |         | DVPDATA_9       | AL2    | ATI DVPDATA<9>  |
|         |      |         | DVPDATA_10      | AL3    | ATI DVPDATA<10> |
|         |      |         | DVPDATA_11      | AM3    | ATI DVPDATA<11> |
|         |      |         | DVPDATA_12      | AE6    | ATI DVPDATA<12> |
|         |      |         | DVPDATA_13      | AF4    | ATI DVPDATA<13> |
|         |      |         | DVPDATA_14      | AF5    | ATI DVPDATA<14> |
|         |      |         | DVPDATA_15      | AG4    | ATI DVPDATA<15> |
|         |      |         | DVPDATA_16      | AJ3    | ATI DVPDATA<16> |
|         |      |         | DVPDATA_17      | AH4    | ATI DVPDATA<17> |
|         |      |         | DVPDATA_18      | AJ4    | ATI DVPDATA<18> |
|         |      |         | DVPDATA_19      | AG5    | ATI DVPDATA<19> |
|         |      |         | DVPDATA_20      | AH5    | ATI DVPDATA<20> |
|         |      |         | DVPDATA_21      | AF6    | ATI DVPDATA<21> |
|         |      |         | DVPDATA_22      | AE7    | ATI DVPDATA<22> |
|         |      |         | DVPDATA_23      | AG6    | ATI DVPDATA<23> |
|         |      |         | THERMAL_DIODE   | DPLUS  | ATI TDIODE P    |
|         |      |         | DIODE           | DMINUS | ATI TDIODE N    |
|         |      |         | ROM             | ROMCS* | TP ATI ROMCS L  |
|         |      |         | TEST            | TESTEN | ATI TESTEN      |

## ATI M56 GPIO/DVO/Misc

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             |      |
| NONE                | 91   | 104            |      |




# Page Notes

Power aliases required by this page:  
 - =PP2V5\_S0\_GPU  
 - =PP1V8R2V5\_S0\_GPU\_LVDDR

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)




| Composite/S-Video | VGA | Component |
|-------------------|-----|-----------|
| Y                 | G   | Y         |
| C                 | R   | Pr        |
| Comp              | B   | Pb        |

**ATI M56 Video Interfaces**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)


**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# LCD (LVDS) INTERFACE

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE |          |                          |          |
|---------------------------|----------|----------|--------------------------|----------|
|                           | SPACING  | PHYSICAL |                          |          |
|                           | VGA      | VGA      | GPU_R2                   | 73 75    |
|                           | VGA      | VGA      | GPU_G2                   | 73 75    |
|                           | VGA      | VGA      | GPU_B2                   | 73 75    |
|                           | LVDS     | LVDS     | LVDS_U_CLK_P             | 73 77    |
|                           | LVDS     | LVDS     | LVDS_U_CLK_N             | 73 77    |
|                           | LVDS     | LVDS     | LVDS_U_DATA_P<2..0>      | 73 77    |
|                           | LVDS     | LVDS     | LVDS_U_DATA_N<2..0>      | 73 77    |
|                           | LVDS     | LVDS     | LVDS_L_CLK_P             | 73 77    |
|                           | LVDS     | LVDS     | LVDS_L_CLK_N             | 73 77    |
|                           | LVDS     | LVDS     | LVDS_L_DATA_P<2..0>      | 73 77    |
|                           | LVDS     | LVDS     | LVDS_L_DATA_N<2..0>      | 73 77    |
|                           | LVDS     | LVDS     | LVDS_U_CLK_CONN_P        | 74 77    |
|                           | LVDS     | LVDS     | LVDS_U_CLK_CONN_N        | 74 77    |
|                           | LVDS     | LVDS     | LVDS_U_DATA_CONN_P<2..0> | 74 77    |
|                           | LVDS     | LVDS     | LVDS_U_DATA_CONN_N<2..0> | 74 77    |
|                           | LVDS     | LVDS     | LVDS_L_CLK_CONN_P        | 74 77    |
|                           | LVDS     | LVDS     | LVDS_L_CLK_CONN_N        | 74 77    |
|                           | LVDS     | LVDS     | LVDS_L_DATA_CONN_P<2..0> | 74 77    |
|                           | LVDS     | LVDS     | LVDS_L_DATA_CONN_N<2..0> | 74 77    |
|                           | TMDS     | TMDS     | TMDS_CLK_P               | 73 75 79 |
|                           | TMDS     | TMDS     | TMDS_CLK_N               | 73 75 79 |
|                           | TMDS     | TMDS     | TMDS_DATA_P<5..3>        | 73 75 79 |
|                           | TMDS     | TMDS     | TMDS_DATA_N<5..3>        | 73 75 79 |
|                           | TMDS     | TMDS     | TMDS_DATA_P<2..0>        | 73 75 79 |
|                           | TMDS     | TMDS     | TMDS_DATA_N<2..0>        | 73 75 79 |



# INVERTER INTERFACE



## Internal Display Connectors

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)


### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  | OF             | REV. |
| NONE                | 94   | 104            |      |

# TMDS Filtering

Place series R's and common-mode filtering close to GPU, common mode chokes near connector.




# VGA SYNC BUFFERS



| ELECTRICAL_CONSTRAINT_SET | NET_TYPE |          | PART                | VALUE |
|---------------------------|----------|----------|---------------------|-------|
|                           | SPACING  | PHYSICAL |                     |       |
|                           | TMDS     | TMDS     | TMDS_CLK_R_P        | 75    |
|                           | TMDS     | TMDS     | TMDS_CLK_R_N        | 75    |
|                           | TMDS     | TMDS     | TMDS_DATA_R_P<5..0> | 75    |
|                           | TMDS     | TMDS     | TMDS_DATA_R_N<5..0> | 75    |
|                           | TMDSCONN | TMDSCONN | TMDS_CLK_F_P        | 75 79 |
|                           | TMDSCONN | TMDSCONN | TMDS_CLK_F_N        | 75 79 |
|                           | TMDSCONN | TMDSCONN | TMDS_DATA_F_P<5..0> | 75 79 |
|                           | TMDSCONN | TMDSCONN | TMDS_DATA_F_N<5..0> | 75 79 |

# ANALOG FILTERING


PLACE CLOSE TO CONNECTOR



# DVI INTERFACE


## DVI DDC CURRENT LIMIT

(55mA requirement per DVI spec)



Isolation required for DVI power switch

## 3V LEVEL SHIFTERS



## External Display Connector

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3


2

1

D

D


### Left ALS Connector



C

C

### Bluetooth (M13P), IR & SATA HDD Flex Connector



B

B

A

A

#### M1 Specific Connectors

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  |                | OF   |
| NONE                | 98   |                | 104  |

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

# LVDS Interface Pull-downs

NOTE: These parts are to counter an invalid state caused by the M56 part. Bias voltage is present on LVDS interface pins even when they should be tri-stated to meet panel power sequence requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be 0V.



## LVDS Interface Pull-downs

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

|       |                |      |
|-------|----------------|------|
| SIZE  | DRAWING NUMBER | REV. |
| D     | 051-7099       | D    |
| SCALE | SHT            | OF   |
| NONE  | 99             | 104  |

8

7

6

5


4

3

2

1





| ELECTRICAL_CONSTRAINT_SET | NET_TYPE   |              |                   |          |
|---------------------------|------------|--------------|-------------------|----------|
|                           | PHYSICAL   | SPACING      |                   |          |
| FSB_55S                   | FSB_COMMON | FSB_COMMON   | FSB ADS L         | 5 7 12   |
| FSB_55S                   | FSB_COMMON | FSB_COMMON   | FSB BNR L         | 5 7 12   |
| FSB_55S                   | FSB_COMMON | FSB_COMMON   | FSB BPRI L        | 5 7 12   |
| FSB_55S                   | FSB_COMMON | FSB_COMMON   | FSB BREQ0 L       | 5 7 12   |
| FSB_55S                   | FSB_COMMON | FSB_COMMON   | FSB DBSY L        | 5 7 12   |
| FSB_55S                   | FSB_COMMON | FSB_COMMON   | FSB DEFER L       | 5 7 12   |
| FSB_55S                   | FSB_COMMON | FSB_COMMON   | FSB DPWR L        | 5 7 12   |
| FSB_55S                   | FSB_COMMON | FSB_COMMON   | FSB DRDY L        | 5 7 12   |
| FSB_55S                   | FSB_COMMON | FSB_COMMON   | FSB HIT L         | 5 7 12   |
| FSB_55S                   | FSB_COMMON | FSB_COMMON   | FSB HITM L        | 5 7 12   |
| FSB_55S                   | FSB_COMMON | FSB_COMMON   | FSB LOCK L        | 5 7 12   |
| FSB_55S                   | FSB_COMMON | FSB_COMMON   | FSB RS L<2..0>    | 5 7 12   |
| FSB_55S                   | FSB_COMMON | FSB_COMMON   | FSB TRDY L        | 5 7 12   |
| FSB_55S                   | FSB_COMMON | FSB_COMMON   | FSB CPURST L      | 5 7 12   |
| FSB_55S                   | FSB_DATA   | FSB_DATA     | FSB D L<63..0>    | 5 7 12   |
| FSB_55S                   | FSB_DATA   | FSB_DATA     | FSB DINV L<3..0>  | 5 7 12   |
| FSB_55S                   | FSB_DSTR   | FSB_DSTR     | FSB DSTBP L<3..0> | 5 7 12   |
| FSB_55S                   | FSB_DSTR   | FSB_DSTR     | FSB DSTBN L<3..0> | 5 7 12   |
| FSB_55S                   | FSB_ADDR   | FSB_ADDR     | FSB A L<31..3>    | 5 7 12   |
| FSB_55S                   | FSB_ADDR   | FSB_ADDR     | FSB REQ L<4..0>   | 5 7 12   |
| FSB_55S                   | FSB_ADSTR  | FSB_ADSTR    | FSB ADSTB L<3..0> | 5 7 12   |
| CPU_55S                   |            |              | FSB IERR L        | 7        |
| CPU_55S                   |            |              | FSB FERR L        | 7        |
| CPU_55S                   |            |              | CPU PWRGD         | 7 21     |
| CPU_55S                   |            |              | CPU INTR          | 7 21     |
| CPU_55S                   |            |              | CPU NMI           | 7 21     |
| CPU_55S                   |            |              | CPU A20M L        | 7 21     |
| CPU_55S                   |            |              | CPU DPSLP L       | 7 21     |
| CPU_55S                   |            |              | CPU IGNE L        | 7 21     |
| CPU_55S                   |            |              | CPU INIT L        | 7 21     |
| CPU_55S                   |            |              | CPU SMI L         | 7 21     |
| CPU_55S                   |            |              | CPU STPCLK L      | 7 21     |
| CPU_55S                   | CPU_2T01   |              | CPU THERMTRIP L   | 7 21     |
| CPU_55S                   | CPU_2T01   |              | PM DPRSLPVR       | 14 23 57 |
| CPU_55S                   | CPU_2T01   |              | IMVP DPRSLPVR     | 57       |
| CPU_55S                   | CPU_GTLREF |              | CPU GTLREF        | 7        |
| CPU_55S                   | CPU_COMP   |              | CPU COMP<3>       | 7        |
| CPU_27P4S                 | CPU_COMP   |              | CPU COMP<2>       | 7        |
| CPU_55S                   | CPU_COMP   |              | CPU COMP<1>       | 7        |
| CPU_27P4S                 | CPU_COMP   |              | CPU COMP<0>       | 7        |
| CPU_55S                   | CPU_ITP    |              | XDP BPM L<5..0>   | 7 11     |
| CLK_FSB_100D              | CPU_ITP    |              | CPU XDP CLK P     | 11 34    |
| CLK_FSB_100D              | CPU_ITP    |              | CPU XDP CLK N     | 11 34    |
| CPU_55S                   | CPU_ITP    |              | ITPRESET L        | 11       |
| CPU_55S                   | CPU_2T01   |              | CPU VID<6..0>     | 8 9 79   |
| CPU_55S                   | CPU_2T01   |              | CPU VID<6..0>     | 8 9 79   |
| THERM                     | CPU_27P4S  | CPU_VCCSENSE | CPU VCCSENSE P    | 8 57     |
| THERM                     | CPU_27P4S  | CPU_VCCSENSE | CPU VCCSENSE N    | 8 57     |
|                           | CPU_27P4S  | CPU_VCCSENSE | IMVP6 VSEN P      | 57       |
|                           | CPU_27P4S  | CPU_VCCSENSE | IMVP6 VSEN N      | 57       |

|           |               |
|-----------|---------------|
| MEM_CLK   | MEM_70D       |
| MEM_CTRL  | MEM_45S       |
| MEM_CMD   | MEM_55S       |
| MEM_DATA  | MEM_55S       |
| MEM_QOS   | MEM_85D       |
| FR_CLK    | FR_75D        |
| FR_ADCTRL | FR_35S_TO_55S |
| FR_ADCTRL | FR_55S        |
| FR_DATA   | FR_40S        |
| LVDS      | LVDS_100D     |
| TMDS      | TMDS_100D     |
| VGA       | VGA_75S       |
| PCIE      | PCIE_100D     |
| DMI       | DMI_100D      |
| SATA      | SATA_100D     |
| IDE       | IDE_55S       |
| USB2      | USB2_90D      |
| ENET      | ENET_100D     |
| FW        | FW_110D       |
| SMB       | SMB_55S       |
| SPI       | SPI_55S       |
| CLK_FSB   | CLK_FSB_100D  |
| CLK_PCIE  | CLK_PCIE_100D |
| CLK_MED   | CLK_MED_55S   |
| CLK_SLOW  | CLK_SLOW_55S  |

|           |          |                     |          |
|-----------|----------|---------------------|----------|
| AUDIO_55S | AUDIO    | SB ACZ BITCLK       | 21       |
| AUDIO_55S | AUDIO    | ACZ BITCLK          | 5 21 45  |
| AUDIO_55S | AUDIO    | SB ACZ SYNC         | 21       |
| AUDIO_55S | AUDIO    | ACZ SYNC            | 5 21 45  |
| AUDIO_55S | AUDIO    | SB ACZ_RST L        | 21       |
| AUDIO_55S | AUDIO    | ACZ_RST L           | 5 21 45  |
| AUDIO_55S | AUDIO    | ACZ_SDATAIN<0>      | 5 21 45  |
| AUDIO_55S | AUDIO    | SB ACZ_SDATAOUT     | 21       |
| AUDIO_55S | AUDIO    | ACZ_SDATAOUT        | 5 21 45  |
| TMDS      | TMDS     | TMDS_CLK_P          | 73 74 75 |
| TMDS      | TMDS     | TMDS_CLK_N          | 73 74 75 |
| TMDS      | TMDS     | TMDS_DATA_P<5..3>   | 73 74 75 |
| TMDS      | TMDS     | TMDS_DATA_N<5..3>   | 73 74 75 |
| TMDS      | TMDS     | TMDS_DATA_P<2..0>   | 73 74 75 |
| TMDS      | TMDS     | TMDS_DATA_N<2..0>   | 73 74 75 |
| TMDSCONN  | TMDSCONN | TMDS_CLK_F_P        | 75       |
| TMDSCONN  | TMDSCONN | TMDS_CLK_F_N        | 75       |
| TMDSCONN  | TMDSCONN | TMDS_DATA_F_P<5..3> | 75       |
| TMDSCONN  | TMDSCONN | TMDS_DATA_F_N<5..3> | 75       |
| TMDSCONN  | TMDSCONN | TMDS_DATA_F_P<2..0> | 75       |
| TMDSCONN  | TMDSCONN | TMDS_DATA_F_N<2..0> | 75       |

**M1 Net Properties**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7099       | D    |
| SCALE               | SHT  |                | OF   |
| NONE                | 104  |                | 104  |