

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, MLB, M82

PVT

11/14/2007

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
		546198			
				DATE	DATE

Page	Contents	Sync
1	Table of Contents	N/A
2	System Block Diagram	WFERRY-WF 05/11/2006
3	Power Block Diagram	POWER 06/30/2006
4	CONFIGURATION OPTIONS	(N/A)
5	Acoustic Cap BOM Config Tables	N/A
6	ICT Test Points	(MASTER)
7	Functional Test and No-Tests	(MASTER)
8	Power Aliases	WFERRY 06/15/2006
9	SIGNAL ALIAS /RESET	(MASTER)
10	CPU FSB	(MASTER)
11	CPU Power & Ground	(MASTER)
12	CPU Decoupling & VID	MSARWAR 04/26/2006
13	eXtended Debug Port (XDP)	M75 01/24/2007
14	NB CPU Interface	(MASTER)
15	NB PEG / Video Interfaces	M70 01/09/2007
16	NB Misc Interfaces	M70 01/09/2007
17	NB DDR2 Interfaces	M70 01/09/2007
18	NB Power 1	M70 01/09/2007
19	NB Power 2	M70 01/09/2007
20	NB Grounds	M70 01/09/2007
21	NB Standard Decoupling	M70 01/09/2007
22	NB Graphics Decoupling	M70 01/09/2007
23	SB Enet, Disk, FSB, LPC	M70 01/09/2007
24	SB PCI, PCIE, DMI, USB	M70 01/09/2007
25	SB Pwr Mgt, GPIO, Clink	M70 01/09/2007
26	SB Power & Ground	M70 01/09/2007
27	SB Decoupling	M70 02/01/2007
28	SB Misc	M70 01/09/2007
29	Clock (CK505)	M70 02/01/2007
30	Clock Termination	M70 01/09/2007
31	DDR2 DRAM Channel A	(MASTER)
32	DDR2 DRAM Channel B	(MASTER)
33	Memory Active Termination	M70 01/09/2007
34	DDR2 BYPASSING 1	MEMORY 06/20/2006
35	DDR2 BYPASSING 2	MEMORY 06/20/2006
36	Wireless M93 Connector	M70 01/09/2007
37	Hatch and Audio Connectors	(MASTER)
38	PATA HDD CONNECTOR	(MASTER)
39	USB EXTERNAL CONNECTORS	M70 01/09/2007
40	IPD Connector	M70 01/09/2007
41	SMC	M70 01/09/2007



Page	Contents	Sync
42	SMC SUPPORT	M70 01/09/2007
43	LPC+SPI Debug Connector	M70 01/09/2007
44	SMBUS CONNECTIONS	M70 01/09/2007
45	Voltage Sensors	M70 01/09/2007
46	TEMPERATURE SENSORS	M70 01/09/2007
47	Fan	M70 01/09/2007
48	Sudden Motion Sensor (SMS)	M76_MLB 01/12/2007
49	SPI ROMs	WFERRY 04/26/2006
50	DC-In & Battery Connectors	M70 01/09/2007
51	S0 FETS & Power Sequencing	M70 01/09/2007
52	IMVP6 CPU VCore Regulator	POWER 07/13/2006
53	Render VCore Supplies	(MASTER)
54	1.5V/1.05V Supplies	M70 01/09/2007
55	1.8V/0.9V Supplies	M70 01/09/2007
56	5V/3.3V Supplies	M70 02/01/2007
57	3.42V/1.25V Switcher	M70 01/09/2007
58	S3 FET & S3/S5 Control	M70 02/01/2007
59	PBUS Supply/Battery Charger	M70 01/09/2007
60	LVDS, Camera Conn. and ALS Conn.	GPU 06/23/2006
61	SDVO/TMDS Tx	GRAPHIC 06/06/2006
62	HDCP uController	M70 01/09/2007
63	DVI CONNECTIONS	M70 01/09/2007
64	LED Backlight Driver	(MASTER)
65	Additional CPU/GPU Decoupling	(MASTER)
66	CPU/FSB Constraints	T9 01/30/2007
67	NB Constraints	T9 01/30/2007
68	Memory Constraints	T9 01/30/2007
69	SB Constraints (1 of 2)	T9 01/30/2007
70	SB Constraints (2 of 2)	T9 01/30/2007
71	Clock & SMC Constraints	T9 01/30/2007
72	M82 Power and Ground Nets	(MASTER)
73	M82 Rule Definitions	(MASTER)


ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7230	1	SCHEM, MLB, M82	SCH	CRITICAL	
820-2179	1	PCBF, MLB, M82	PCB	CRITICAL	

DRAWING
TITLE=M82_MLB
ABBREV=DRAWING
LAST_MODIFIED=Nov 14 11:25:50 2007

<p style="text-align: center;">DIMENSIONS ARE IN MILLIMETERS</p> <p>XX : _____</p> <p>X.XX : _____</p> <p>X.XXX : _____</p> <p>ANGLES : _____</p> <p style="text-align: center;">DO NOT SCALE DRAWING</p> <p style="text-align: center;">  THIRD ANGLE PROJECTION </p>	<p>METRIC</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td>DRAPTER</td> <td>DESIGN CK</td> </tr> <tr> <td>ENG APPD</td> <td>MFG APPD</td> </tr> <tr> <td>QA APPD</td> <td>DESIGNER</td> </tr> <tr> <td>RELEASE</td> <td>SCALE</td> </tr> </table> <p style="text-align: center;">MATERIAL/FINISH NOTED AS APPLICABLE</p>	DRAPTER	DESIGN CK	ENG APPD	MFG APPD	QA APPD	DESIGNER	RELEASE	SCALE	<p> APPLE INC.</p> <p>NOTICE OF PROPRIETARY PROPERTY</p> <p style="font-size: small;">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p style="font-size: x-small;">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p> <p style="font-size: large; font-weight: bold;">SCHEM, MLB, M82</p> <p style="font-size: small;">DRAWING NUMBER 051-7230 REV. B.0.0</p> <p style="text-align: right; font-size: x-small;">SHT 1 OF 73</p>
DRAPTER	DESIGN CK									
ENG APPD	MFG APPD									
QA APPD	DESIGNER									
RELEASE	SCALE									



System Block Diagram

SYNC_MASTER=WFERRY-WF SYNC_DATE=05/11/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	2		


M82 POWER SYSTEM ARCHITECTURE



Power Block Diagram
 SYNC_MASTER=POWER SYNC_DATE=06/30/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-7230	REV.	B.0.0
SCALE	NONE	SHT	3	OF	73



APPLE INC.

BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7886	PCBA,MLB,1.6GHZ,MI 2GB,SS CAP,M82	EEE_XSC,M82_COMMON,M82_MICRON,CPU_PRQ_1_6GHZ,M82_SS_CAP
630-9024	PCBA,MLB,1.6GHZ,HY 2GB,SS CAP,M82	EEE_YMS,M82_COMMON,M82_HYNIX,CPU_PRQ_1_6GHZ,M82_SS_CAP
630-9133	PCBA,MLB,1.8GHZ,MI 2GB,SS CAP,M82	EEE_Z80,M82_COMMON,M82_MICRON,CPU_PRQ_1_8GHZ,M82_SS_CAP
630-9134	PCBA,MLB,1.8GHZ,HY 2GB,SS CAP,M82	EEE_Z81,M82_COMMON,M82_HYNIX,CPU_PRQ_1_8GHZ,M82_SS_CAP
630-9204	PCBA,MLB,1.6GHZ,HY 2GB,MU CAP,M82	EEE_ZU5,M82_COMMON,M82_HYNIX,CPU_PRQ_1_6GHZ,M82_MU_CAP
630-9205	PCBA,MLB,1.6GHZ,HY 2GB,TY CAP,M82	EEE_ZU6,M82_COMMON,M82_HYNIX,CPU_PRQ_1_6GHZ,M82_TY_CAP
630-9206	PCBA,MLB,1.6GHZ,MI 2GB,MU CAP,M82	EEE_ZU7,M82_COMMON,M82_MICRON,CPU_PRQ_1_6GHZ,M82_MU_CAP
630-9207	PCBA,MLB,1.6GHZ,MI 2GB,TY CAP,M82	EEE_ZU8,M82_COMMON,M82_MICRON,CPU_PRQ_1_6GHZ,M82_TY_CAP
630-9208	PCBA,MLB,1.8GHZ,HY 2GB,MU CAP,M82	EEE_ZU9,M82_COMMON,M82_HYNIX,CPU_PRQ_1_8GHZ,M82_MU_CAP
630-9209	PCBA,MLB,1.8GHZ,HY 2GB,TY CAP,M82	EEE_ZUA,M82_COMMON,M82_HYNIX,CPU_PRQ_1_8GHZ,M82_TY_CAP
630-9210	PCBA,MLB,1.8GHZ,MI 2GB,MU CAP,M82	EEE_ZUB,M82_COMMON,M82_MICRON,CPU_PRQ_1_8GHZ,M82_MU_CAP
630-9211	PCBA,MLB,1.8GHZ,MI 2GB,TY CAP,M82	EEE_ZUC,M82_COMMON,M82_MICRON,CPU_PRQ_1_8GHZ,M82_TY_CAP

Bar Code Label / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:XSC]	CRITICAL	EEE_XSC
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:YMS]	CRITICAL	EEE_YMS
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:Z80]	CRITICAL	EEE_Z80
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:Z81]	CRITICAL	EEE_Z81
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZU5]	CRITICAL	EEE_ZU5
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZU6]	CRITICAL	EEE_ZU6
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZU7]	CRITICAL	EEE_ZU7
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZU8]	CRITICAL	EEE_ZU8
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZU9]	CRITICAL	EEE_ZU9
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZUA]	CRITICAL	EEE_ZUA
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZUB]	CRITICAL	EEE_ZUB
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZUC]	CRITICAL	EEE_ZUC

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M82_COMMON	ALTERNATE_COMMON,M82_COMMON1,M82_COMMON2,M82_COMMON3
M82_COMMON1	ISL6258,BOOTROM_DEVEL,SMC_PRGRM
M82_COMMON2	SMS_MOT_DIS,LPCLPLUS,XDP,DRAM_2GB
M82_COMMON3	
M82_MICRON	DRAM_MICRON,DRAM_SPD_1
M82_HYNIX	DRAM_HYNIX,DRAM_SPD_2
M82_HYNIX_LP	DRAM_HYNIX_LP,DRAM_SPD_2
M82_SS_CAP	SS_CAP_1UF,SS_CAP_2_2UF,SS_CAP_10UF
M82_MU_CAP	MU_CAP_1UF,MU_CAP_2_2UF,MU_CAP_10UF
M82_TY_CAP	TY_CAP_1UF,TY_CAP_2_2UF,TY_CAP_10UF

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3522	1	IC,SANTAYNEZ,MEROM,1.6GHZ,ES,20W,956BGA	U1000	CRITICAL	CPU_1_6GHZ
337S3523	1	IC,SANTAYNEZ,MEROM,1.8GHZ,ES,20W,956BGA	U1000	CRITICAL	CPU_1_8GHZ
338S0420	1	IC,965GM,CRESTLINE,USFF BGA	U1400	CRITICAL	
338S0421	1	IC,ICH8M,USFF BGA	U2300	CRITICAL	
359S0130	1	LOW POWER CLOCK SYNTHESIZER,SLG2AP101,66PIN	U2900	CRITICAL	
335S0510	1	IC,16MBIT 8-PIN SERIAL FLASH,WGQFN	U6100	CRITICAL	BOOTROM_BLANK_2MB
335S0509	1	IC,32MBIT 8-PIN SERIAL FLASH, WSON8	U6100	CRITICAL	BOOTROM_BLANK_4MB
341S2111	1	IC,EPI,BOOTROM DEVELOPMENT (UNLOCKED),M82	U6100	CRITICAL	BOOTROM_DEVEL
341S2112	1	IC,EPI,BOOTROM FINAL (LOCKED),M82	U6100	CRITICAL	BOOTROM_FINAL
337S3477	1	SST89V54RD MICROCONTROLLER	U9300	CRITICAL	SST8051_BLANK
341S2173	1	IC,PRGM,SST SST89V54RD,UCNTRLR,M82	U9300	CRITICAL	SST8051_PRGRM
338S0422	1	IC,SMC,HS8/2117	U4900	CRITICAL	SMC_BLANK
341S2115	1	IC,PRGM,SMC (NEW),M82	U4900	CRITICAL	SMC_PRGRM
333S0406	4	MICRON,DRAM,64M16,8x12.5	U3100,U3110,U3120,U3130	CRITICAL	DRAM_MICRON
333S0406	4	MICRON,DRAM,64M16,8x12.5	U3140,U3150,U3160,U3170	CRITICAL	DRAM_MICRON
333S0406	4	MICRON,DRAM,64M16,8x12.5	U3200,U3210,U3220,U3230	CRITICAL	DRAM_MICRON
333S0406	4	MICRON,DRAM,64M16,8x12.5	U3240,U3250,U3260,U3270	CRITICAL	DRAM_MICRON
333S0411	4	HYNIX,DRAM,64M16,8x13	U3100,U3110,U3120,U3130	CRITICAL	DRAM_HYNIX
333S0411	4	HYNIX,DRAM,64M16,8x13	U3140,U3150,U3160,U3170	CRITICAL	DRAM_HYNIX
333S0411	4	HYNIX,DRAM,64M16,8x13	U3200,U3210,U3220,U3230	CRITICAL	DRAM_HYNIX
333S0411	4	HYNIX,DRAM,64M16,8x13	U3240,U3250,U3260,U3270	CRITICAL	DRAM_HYNIX
333S0415	4	HYNIX,DRAM,64M16,8x13,LP	U3100,U3110,U3120,U3130	CRITICAL	DRAM_HYNIX_LP
333S0415	4	HYNIX,DRAM,64M16,8x13,LP	U3140,U3150,U3160,U3170	CRITICAL	DRAM_HYNIX_LP
333S0415	4	HYNIX,DRAM,64M16,8x13,LP	U3200,U3210,U3220,U3230	CRITICAL	DRAM_HYNIX_LP
333S0415	4	HYNIX,DRAM,64M16,8x13,LP	U3240,U3250,U3260,U3270	CRITICAL	DRAM_HYNIX_LP
353S1938	1	IC,ISL6258,REV2,BAT CHGR, 28P QFN	U7900	CRITICAL	ISL6258
197S0213	1	14.318MHZ XTAL, 2.5x2.0	Y9390	CRITICAL	SST8051_14MHZ
197S0231	1	20MHZ XTAL, 2.5x2.0	Y9390	CRITICAL	SST8051_20MHZ
197S0257	1	33MHZ XTAL, 2.5x2.0	Y9390	CRITICAL	SST8051_33MHZ
337S3563	1	IC,SANTAYNEZ,MEROM,1.6GHZ,PRQ,REV3,20W,956BGA	U1000	CRITICAL	CPU_PRQ_1_6GHZ
337S3564	1	IC,SANTAYNEZ,MEROM,1.8GHZ,PRQ,REV3,20W,956BGA	U1000	CRITICAL	CPU_PRQ_1_8GHZ
338S0514	1	IC,965GM,CRESTLINE,PRQ,USFF BGA	U1400	CRITICAL	NB_PRQ
338S0515	1	IC,ICH8M,PRQ,USFF BGA	U2300	CRITICAL	SB_PRQ

Alternate Parts


PART NUMBER	ALTERNATE FOR PART NUMBER	REFERENCE DESIGNATOR(S)	DESCRIPTION	BOM OPTION
128S0093	128S0092	ALL	33UF 20% 16V DCASE	
376S0466	376S0410	ALL	Si4413 for Si4405	
740S0044	740S0028	ALL	0.5A OC FUSE	
104S0023	104S0018	ALL	1206 1/4W .002 OHM	

CONFIGURATION OPTIONS

SYNC_MASTER=(N/A) SYNC_DATE=(N/A)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	4		

ICT Test Points

These nets have a ICT_TEST property This indicates a MUSTHAVE requirement for ICT

ICT_TEST

TRUE PP18V5 DCIN 6 7 50 72	TRUE NB CFG<3> 6 7 13 16	TRUE CK505 PCI5 FCTSP1 29 30	TRUE DVI HPDET RC 42	TRUE IDE IRQ14 23 38 69	TRUE LVDS A DATA N<2> 7 15 60 67	TRUE P1V850 EN 51
TRUE BATT POS 57 58 60 72	TRUE NB CFG<4> 6 7 13 16	TRUE CK505 PCIF0 CLK 29 30	TRUE EXCARD OC L 24	TRUE IDE PDA<2..0> 23 38 69	TRUE LVDS A DATA P<2> 7 15 60 67	TRUE P3V380 EN 51
TRUE PP3V3 S5 7 6 24 25 26	TRUE NB CFG<5> 6 7 13 16	TRUE CK505 PCIF1 CLK 29 30 71	TRUE EXTAUSB OC F L 39	TRUE IDE PDCS1 L 23 38 69	TRUE LVDS DDC CLK 7 15 60 67	TRUE P3V383 EN L 58
TRUE PP3V42 G3H 57 58 60 72	TRUE NB CFG<6> 6 7 13 16	TRUE CK505 SRC CLKREQ0 L 7 29 36	TRUE EXTAUSB OC L 7 9 13 24 29	TRUE IDE PDCS3 L 23 38 69	TRUE LVDS DDC DATA 7 15 60 67	TRUE P3V3TVDAC EN RC 22
TRUE GND 57 58 60 72	TRUE NB CFG<7> 6 7 13 16	TRUE CK505 USB48 FSA 29 30	TRUE EXTUSBUS OC L 7 9 13 24	TRUE IDE PDD<15..0> 23 38 69	TRUE LVDS IBG 7 15 60 67	TRUE P3V3TVDAC NOISE 32
TRUE PM SLP S3 L 6 7 25 36 37	TRUE NB CFG<8> 6 7 13 16	TRUE CK505 XTAL OUT 29	TRUE EXTGPU LVDS EN 7 13 24	TRUE IDE PDDACK L 23 38 69	TRUE LVDS VDD EN 7 15 60 67	TRUE P3V42G3H5 BOOST 57
TRUE PM S4 STATE L 6 25 36 41 18	TRUE NB CFG<9> 6 16	TRUE CLINK NB CLK 16 25 70	TRUE EXT COMFVID B 63 67	TRUE IDE PDDRQ 23 38 69	TRUE MEM ODT<3..0> 18 29 32	TRUE P3V42G3H SHDN L 57
TRUE PM SLP S5 L 6 25 41 42	TRUE NB RESET L 6 16 28	TRUE CLINK NB DATA 16 25 70	TRUE EXT C R 63 67	TRUE IDE PDIOR 23 38 69	TRUE MEM RCOMP 16	TRUE P3V42G3H SHDN L 57
TRUE SMC PM G2 EN 6 41 56 58	TRUE NB SB SYNC L 6 16 25	TRUE CLINK NB RESET L 16 25 70	TRUE EXT Y Y 63 67	TRUE IDE PDIOR Y 23 38 69	TRUE MEM RCOMP L 16	TRUE P5V380 EN 51
TRUE IMVP VR ON 6 41 52	TRUE NB TEST1 6 16	TRUE CLK PWGRD 25 29	TRUE FAN RT PHM 7 47	TRUE IDE PDIOM L 23 38 69	TRUE MEM RCOMP VOL 16	TRUE P5V383 EN L 58
TRUE GFX VR EN 6 16 53	TRUE NB TEST2 6 16	TRUE CPU A20M L 6 10 23 66	TRUE FAN RT TACH 7 47	TRUE IDE RESET BUF L 16	TRUE MEM RCOMP VOL 16	TRUE P5V385 EN L 58
TRUE SMC BATT CHG EN 6 41 42	TRUE 1V0500 RUNSS 6 16	TRUE CPU BSEL<0> 10 29 30 66	TRUE FRANKCARD GPTO 25 43	TRUE IDE RESET L 24 38	TRUE NB BSEL<0> 6 7 13 16	TRUE P5V385 VREF 56
TRUE SMC ONOFF L 6 7 40 41 42	TRUE 1V0500 TRIP 54	TRUE CPU BSEL<1> 10 29 30 66	TRUE CPU BSEL<2> 10 29 30 71	TRUE IMVP6_BOOT 52	TRUE NB BSEL<1> 6 7 13 16	TRUE P5V385 VREG3 56
TRUE ALL SYS PWGRD AND 6 51	TRUE 1V2500 RUNSS 51 57	TRUE CPU BSEL<2> 10 29 30 66	TRUE CPU COMP<0> 10 29 30 66	TRUE IMVP6_BOOT RC 52	TRUE NB BSEL<2> 6 7 13 16	TRUE P5V385 VREF 56
TRUE PPVBAT G3H CHGR REG 6 59 72	TRUE 1V51V050 V5FILT 54	TRUE CPU COMP<1> 10 29 30 66	TRUE CPU COMP<1> 10 29 30 66	TRUE IMVP6_CROP R 52	TRUE NB CFG<16> 6 16	TRUE PCIE CLK100M MINI_N_F 52
TRUE CPU PWGRD 6 7 10 23 66	TRUE 1V5500 RUNSS 51 54	TRUE CPU COMP<2> 10 29 30 66	TRUE CPU COMP<2> 10 29 30 66	TRUE IMVP6_DROOP 52	TRUE NB CFG<19> 6 16	TRUE PCIE CLK100M MINI_P 52
TRUE PM RSMRST L 6 25 41	TRUE 1V8S3 CS 55	TRUE CPU COMP<3> 10 29 30 66	TRUE CPU COMP<3> 10 29 30 66	TRUE IMVP6_PHASE 52	TRUE NB CFG<20> 6 16	TRUE PCIE CLK100M MINI_P_F 52
TRUE PM PWRSTN L 6 25 41	TRUE 1V8S3 V5FILT 55	TRUE CPU DPRSTP L 6 10 16 23 52	TRUE CPU DPRSTP L 6 10 16 23 52	TRUE IMVP6_PVCC 52	TRUE NB CFG<4> 6 7 13 16	TRUE PCIE E D2R N 24 36 70
TRUE TP PCI_RST L 9 24	TRUE 1V8S3 VDDQSET 55	TRUE CPU DPSP L 6 10 23 66	TRUE CPU DPSP L 6 10 23 66	TRUE IMVP6_RBIAS 52	TRUE NB CFG<5> 6 7 13 16	TRUE PCIE E D2R N F 24 36 70
TRUE PLT_RST L 6 4 24 26 60	TRUE 3V385 CS 56	TRUE CPU FERR L 6 10 23 66	TRUE CPU FERR L 6 10 23 66	TRUE IMVP6_VDIFF 52	TRUE NB CFG<6> 6 7 13 16	TRUE PCIE E D2R P 24 36 70
TRUE SMC RESET L 51 61 41 42 43	TRUE 5V3V385 TONSBL 56	TRUE CPU GTLREF 10 29 30 66	TRUE CPU GTLREF 10 29 30 66	TRUE IMVP6_VDIFF RC 52	TRUE NB CFG<7> 6 7 13 16	TRUE PCIE E D2R P F 24 36 70
TRUE PM SYSRST L 51 61 41 42 43	TRUE 5V3V385 V5FILT 56	TRUE CPU IERR L 10 29 30 66	TRUE CPU IERR L 10 29 30 66	TRUE IMVP6_VO R 52	TRUE NB CFG<8> 6 7 13 16	TRUE PCIE E R2D C N 24 36 70
TRUE PP1V5 S0 51 61 41 42 43	TRUE 5V3V385 VREF 56	TRUE CPU IGNE L 10 29 30 66	TRUE CPU IGNE L 10 29 30 66	TRUE IMVP6_VR TT 52	TRUE NB CFG<9> 6 16	TRUE PCIE E R2D C P 24 36 70
TRUE PP1V5 S0 51 61 41 42 43	TRUE 5V3V385 VREG3 56	TRUE CPU INIT L 10 29 30 66	TRUE CPU INIT L 10 29 30 66	TRUE IMVP6_VSEN N 52 66	TRUE NB CLINK VREF 16 70	TRUE NB CLINK100M DPPLSS_P 52 66
TRUE PP1V8 S0 51 61 41 42 43	TRUE 5V3V385 VREF 56	TRUE CPU INTR 10 29 30 66	TRUE CPU INTR 10 29 30 66	TRUE IMVP6_VSEN P 52 66	TRUE NB CLINK100M DPPLSS_P 52 66	TRUE NB CLINK100M DPPLSS_P 52 66
TRUE PP1V8 S3 51 61 41 42 43	TRUE 5V3V385 VREF 56	TRUE CPU NMI 10 29 30 66	TRUE CPU NMI 10 29 30 66	TRUE IMVP6_VSUM 52 66	TRUE NB CLINK100M DPPLSS_P 52 66	TRUE NB CLINK100M DPPLSS_P 52 66
TRUE PP0V9 S0 51 61 41 42 43	TRUE 5V3V385 VREF 56	TRUE CPU PROCHOT BUF 42 52 66	TRUE CPU PROCHOT BUF 42 52 66	TRUE IMVP6_VSUM 52 66	TRUE NB CLINK100M DPPLSS_P 52 66	TRUE NB CLINK100M DPPLSS_P 52 66
TRUE PP0V9 S3 51 61 41 42 43	TRUE 5V3V385 VREF 56	TRUE CPU PROCHOT L 42 52 66	TRUE CPU PROCHOT L 42 52 66	TRUE IMVP6_VSUM 52 66	TRUE NB CLINK100M DPPLSS_P 52 66	TRUE NB CLINK100M DPPLSS_P 52 66
TRUE PP1V25 S0 51 61 41 42 43	TRUE AIRPORT_RST L 7 28 36	TRUE CPU PROCHOT L R 42 52 66	TRUE CPU PROCHOT L R 42 52 66	TRUE IMVP6_VSUM 52 66	TRUE NB CLINK100M DPPLSS_P 52 66	TRUE NB CLINK100M DPPLSS_P 52 66
TRUE PP5V S5 51 61 41 42 43	TRUE ALL SYSPWRGD DLY 51	TRUE CPU PROCHOT L R 42 52 66	TRUE CPU PROCHOT L R 42 52 66	TRUE IMVP6_VSUM 52 66	TRUE NB CLINK100M DPPLSS_P 52 66	TRUE NB CLINK100M DPPLSS_P 52 66
TRUE PP5V S3 51 61 41 42 43	TRUE ALL SYS PWGRD 48 41 51 52	TRUE CPU PWGRD 6 10 23 66	TRUE CPU PWGRD 6 10 23 66	TRUE INT PIROA L 24 70	TRUE NB CLK96M DOT N 51 29 30	TRUE PCI CLK33M LCPPLUS 33 43
TRUE PP5V S0 51 61 41 42 43	TRUE ALL SYS PWGRD AND 6 51	TRUE CPU SMI L 10 29 30 66	TRUE CPU SMI L 10 29 30 66	TRUE INT PIROB L 24 70	TRUE NB CLK96M DOT N 51 29 30	TRUE PCI CLK33M SB 24 70 71
TRUE PP3V3 S3 51 61 41 42 43	TRUE ARR_DETECT L 35	TRUE CPU STPCLK L 10 29 30 66	TRUE CPU STPCLK L 10 29 30 66	TRUE INT PIROC L 24 70	TRUE NB FSB RCOMP 14	TRUE PCI CLK33M SMC 30 41 71
TRUE PP3V3 A S0 51 61 41 42 43	TRUE AUD MIC CLK 7 37 60	TRUE CPU THERMD N 10 46 66	TRUE CPU THERMD N 10 46 66	TRUE INT PIROD L 24 70	TRUE NB FSB SCOMP 14	TRUE PCI DRVSEL L 24 70
TRUE PP3V3 B S0 51 61 41 42 43	TRUE AUD MIC CLK F 60	TRUE CPU THERMD P 10 46 66	TRUE CPU THERMD P 10 46 66	TRUE INT PIROE L 24 70	TRUE NB FSB SCOMP L 14	TRUE PCI FRAME L 24 70
TRUE PPVCORE S0 CPU 51 61 41 42 43	TRUE AUD MIC DATA 7 37 60	TRUE CPU THERMTRIP R 23	TRUE CPU THERMTRIP R 23	TRUE INT PIROF L 24 70	TRUE NB FSB SWING 14	TRUE PCI FW GNT L 24 70
TRUE PPVCORE S0 NB GFX 51 61 41 42 43	TRUE AUD MIC DATA F 60	TRUE CPU VCCSENSE N 11 52 66	TRUE CPU VCCSENSE N 11 52 66	TRUE INT PIROG L 24 70	TRUE NB FSB VREF 14	TRUE PCI FW REQ L 24 70
TRUE XDP TCK 6 7 10 13 66	TRUE BATT POS 6 7 50	TRUE CPU VCCSENSE P 11 52 66	TRUE CPU VCCSENSE P 11 52 66	TRUE LAN ENERGY DET 35 41 43	TRUE NB FSB VREF 14	TRUE PCI IRDY L 24 70
TRUE XDP TDI 6 7 10 13 66	TRUE BATT POS F 60	TRUE CPU VID<6..0> 11 52 66	TRUE CPU VID<6..0> 11 52 66	TRUE LAN PHYCOMP 23 25	TRUE NB SB SYNC L 6 16 25	TRUE PCI LOCK L 24 70
TRUE XDP TDO 6 7 10 13 66	TRUE CRT BLUE 11 52 67	TRUE GND LV51V0500 SGND 50	TRUE GND LV51V0500 SGND 50	TRUE LAN ENERGY DET 35 41 43	TRUE NB TEST1 6 16	TRUE PCI PERM L 24 70
TRUE XDP TMS 6 7 10 13 66	TRUE CHGR AGATE 59	TRUE CRT GREEN 15 63 67	TRUE CRT GREEN 15 63 67	TRUE LAN ENERGY DET 35 41 43	TRUE NB TEST2 6 16	TRUE PCI PWR L 24 70
TRUE XDP TRST L 6 7 10 13 66	TRUE CHGR AMON 59	TRUE CRT HSYNC LS 63	TRUE CRT HSYNC LS 63	TRUE LAN ENERGY DET 35 41 43	TRUE NB TEST2 6 16	TRUE PCI RST BUF L 28
TRUE XDP CPURST L 6 7 13 66	TRUE CHGR B0ATE 59	TRUE CRT HSYNC RS 63	TRUE CRT HSYNC RS 63	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF2 16 68	TRUE P1V850 EN 51
TRUE XDP BPM L<4> 6 7 10 13 66	TRUE CHGR BMON 59	TRUE CRT HSYNC R 15 63 67	TRUE CRT HSYNC R 15 63 67	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF3 16 68	TRUE P1V850 EN 51
TRUE XDP BPM L<5> 6 7 10 13 66	TRUE CHGR BOOT 59	TRUE CRT RED 15 63 67	TRUE CRT RED 15 63 67	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF4 16 68	TRUE P1V850 EN 51
TRUE XDP DBRSET L 6 7 10 13 28	TRUE CHGR CSIN 59	TRUE CRT TVO IREF 15 63 67	TRUE CRT TVO IREF 15 63 67	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF5 16 68	TRUE P1V850 EN 51
TRUE XDP PWGRD 6 7 13	TRUE CHGR CSIP 59	TRUE CRT VSYNC LS 63	TRUE CRT VSYNC LS 63	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF6 16 68	TRUE P1V850 EN 51
TRUE SPI A SCLK R 6 43 49 69	TRUE CHGR CSON 59	TRUE CRT VSYNC LS R 63	TRUE CRT VSYNC LS R 63	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF7 16 68	TRUE P1V850 EN 51
TRUE SMC MANUAL_RST L 6 43	TRUE CHGR CSOP 59	TRUE CRT VSYNC R 15 63 67	TRUE CRT VSYNC R 15 63 67	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF8 16 68	TRUE P1V850 EN 51
TRUE SMC TCK 6 41 42 43	TRUE CHGR DCIN 59	TRUE DEBUG RESET L 28 43	TRUE DEBUG RESET L 28 43	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF9 16 68	TRUE P1V850 EN 51
TRUE SMC TDI 6 41 42 43	TRUE CHGR LOWCURRENT_GATE 59	TRUE DLY OFF A 51	TRUE DLY OFF A 51	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF9 16 68	TRUE P1V850 EN 51
TRUE SMC TDO 6 41 42 43	TRUE CHGR LOWCURRENT_REF 59	TRUE DLY OFF B 51	TRUE DLY OFF B 51	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF9 16 68	TRUE P1V850 EN 51
TRUE SMC TMS 6 41 42 43	TRUE CHGR SGATE 59	TRUE DLY OFF C 51	TRUE DLY OFF C 51	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF9 16 68	TRUE P1V850 EN 51
TRUE SMC TRST L 6 41 43	TRUE CHGR SGATE DIV 59	TRUE DLY OFF D 51	TRUE DLY OFF D 51	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF9 16 68	TRUE P1V850 EN 51
TRUE CPU A20M L 6 10 23 66	TRUE CHGR VCOMP R 59	TRUE DMI IRCOMP R 24	TRUE DMI IRCOMP R 24	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF9 16 68	TRUE P1V850 EN 51
TRUE CPU DPRSTP L 6 10 16 23 66	TRUE CHGR VDD 59	TRUE DMI N2S N<3..0> 16 24 67	TRUE DMI N2S N<3..0> 16 24 67	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF9 16 68	TRUE P1V850 EN 51
TRUE CPU DPSP L 6 10 23 66	TRUE CHGR VDDP 59	TRUE DMI N2S P<3..0> 16 24 67	TRUE DMI N2S P<3..0> 16 24 67	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF9 16 68	TRUE P1V850 EN 51
TRUE CPU FERR L 6 10 23 66	TRUE CHGR VNEG 59	TRUE DMI S2N N<3..0> 16 24 67	TRUE DMI S2N N<3..0> 16 24 67	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF9 16 68	TRUE P1V850 EN 51
TRUE NB BSEL<0> 6 7 13 16 30	TRUE CHGR VNEG 59	TRUE DMI S2N P<3..0> 16 24 67	TRUE DMI S2N P<3..0> 16 24 67	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF9 16 68	TRUE P1V850 EN 51
TRUE NB BSEL<1> 6 7 13 16 30	TRUE CK505 CLK14P3M_TIMER 55	TRUE DVI HOST 7 37 63	TRUE DVI HOST 7 37 63	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF9 16 68	TRUE P1V850 EN 51
TRUE NB BSEL<2> 6 7 13 16 30	TRUE CK505 FSA 30 71	TRUE DVI HOTPLUG DET 24 61 62	TRUE DVI HOTPLUG DET 24 61 62	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF9 16 68	TRUE P1V850 EN 51
TRUE NB CFG<16> 6 16	TRUE CK505 FSB TEST MODE 29 30	TRUE DVI HOTPLUG DET DEL L 62	TRUE DVI HOTPLUG DET DEL L 62	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF9 16 68	TRUE P1V850 EN 51
TRUE NB CFG<19> 6 16	TRUE CK505 FSC 30 71	TRUE DVI HOTPLUG DET INT L 62	TRUE DVI HOTPLUG DET INT L 62	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF9 16 68	TRUE P1V850 EN 51
TRUE NB CFG<20> 6 16	TRUE CK505 PCI3 CLK 29 30 71	TRUE DVI HOTPLUG DET INT L 62	TRUE DVI HOTPLUG DET INT L 62	TRUE LAN ENERGY DET 35 41 43	TRUE NB VCCSM LF9 16 68	TRUE P1V850 EN 51

TRUE PPVBAT G3H CHGR OUT 59 72	TRUE SB INTVRMEN 23	TRUE SMC BS ALERT L 7 41 42 50	TRUE SMC TRST L 42	TRUE SMC TX CLK N 42	TRUE TMDS TX CLK N 42	TRUE VGA B 57
TRUE PPVBAT G3H CHGR REG 6 59 72	TRUE SB LAN100 SLP 23	TRUE SMC CASE OPEN 41 42	TRUE SMC TMS L 42	TRUE SMC TX CLK P 42	TRUE TMDS TX CLK P 42	TRUE VGA G 57
TRUE PPVBAT G3H CHGR REG 0 59 72	TRUE SB RCIN L 23	TRUE SMC DCIN ISENSE 41 42	TRUE SMC TX L 42	TRUE SMC TX CLN CLK N 42	TRUE TMDS TX CONN CLK N 42	TRUE VGA HSYNC 67
TRUE PPVBAT G3H CHGR REG R 59 72	TRUE SB RTC_RST L 23 28	TRUE SMC EXTAL 41 42	TRUE SMC VCL 42	TRUE SMC XTAL 42	TRUE TMDS TX CONN CLK P 42	TRUE VGA R 57
TRUE PPVCORE S0 CPU 51 61 41 42 43	TRUE SB RTC X1 23 28	TRUE SMC FAN 0 CTL 41 47	TRUE SMC WAKE SCI L 42	TRUE SMC XTAL2 42	TRUE TMDS TX CONN N<2..0> 42	TRUE VGA VSYNC 57
TRUE PPVCORE S0 NB GFX 51 61 41 42 43	TRUE SB RTC X1 R 23 28	TRUE SMC FAN 0 TACH 41 47	TRUE SMC XTAL 42	TRUE SUS CLK SB 42	TRUE TMDS TX CONN P<2..0> 42	TRUE VR PWGRD CK505 L 28 52
TRUE PPVDCIN G3H PRE 45 72	TRUE SB RTC X2 23 28	TRUE SMC GPU ISENSE 41 43	TRUE SMS MOTO EN 42	TRUE SMS MOTO EN 42	TRUE TMDS TX N<2..0> 42	TRUE VR PWGRD CK505 L 28 52
TRUE PPVDCIN G3H PRE2 59 72	TRUE SB SLOAD 25	TRUE SMC GPU VSENSE 41 45	TRUE SMC ONOFF L 42	TRUE SYS ONEWIRE BILAT 42	TRUE TMDS TX P<2..0> 42	TRUE VR PWGRD DELAY 28 52
TRUE PPVDCIN G3H PRE 0 59 72	TRUE SB SM_INTRUDER L 23 28	TRUE SMC KBC MDE 41	TRUE SMC OFF DET 42	TRUE THRM CPU ALERT L 46	TRUE TV A DAC 46	TRUE WOL EN 24
TRUE PPVDCIN G3H PRE R 59 72	TRUE SB SPKR 25	TRUE SMC LID 41	TRUE SMC P3 42	TRUE THRM CPU DYN 46	TRUE TV B DAC 46	TRUE WOL EN 24
TRUE PPVIN S5 IMVP6 VIN 52 72	TRUE SMC LRESET L 28 41 42	TRUE SMC LRESET L 28 41 42	TRUE SMC PF2 42	TRUE THRM CPU THM L 46	TRUE TV C DAC 46	TRUE XDP BPM L<0> 16 68
TRUE PPVOUT S0 LCDBKLT 7 60 64 72	TRUE SMC MANUAL_RST L 6 43	TRUE SMC MANUAL_RST L 6 43	TRUE SMC PF3 42	TRUE THRM CPU THM L 46	TRUE TV DCONSEL<1> 46	TRUE XDP BPM L<1> 16 68
TRUE PPVOUT S0 LCDBKLT SW 64 72	TRUE SMBUS SB ME SCL 25 44	TRUE SMC MANUAL_RST L1 42	TRUE SMC PF2 42	TRUE THRM CPU THM L 46	TRUE USB2 AIRPORT N 46	TRUE XDP BPM L<2> 16 68
TRUE RSMRST PWGRD 41 42 56	TRUE SMBUS SB ME SDA 25 44	TRUE SMC MD1 41 43	TRUE SMC PF3 42	TRUE THRM CPU THM L 46	TRUE USB2 AIRPORT N F 46	TRUE XDP BPM L<3> 16 68
TRUE RSVD EXTGPU LVDS EN 25 29	TRUE SMBUS SB SCL 44 69	TRUE SMC NMI 41 43	TRUE SMC PF3 42	TRUE THRM CPU THM L 46	TRUE USB2 AIRPORT P 46	TRUE XDP BPM L<4> 16 68
TRUE RUNSS GATE D 61	TRUE SMBUS SB SDA 44 69	TRUE SMC ODD DETECT 41 43	TRUE SMC PF3 42	TRUE THRM CPU THM L 46	TRUE USB2 AIRPORT P F 46	TRUE XDP BPM L<5> 16 68
TRUE RUNSS GATE D L 61	TRUE SMBUS SMC 0 S0 SCL 25 44	TRUE SMC OFF H 40 42 57	TRUE SMC PF3 42	TRUE THRM CPU THM L 46	TRUE USB2 CAMERA F N 46	TRUE XDP CLK N 20
TRUE S0PWRGD LV8 DIV 51	TRUE SMBUS SMC 0 S0 SDA 25 44	TRUE SMC ONOFF L 6 7 40 41	TRUE SMC PF3 42	TRUE THRM CPU THM L 46	TRUE USB2 CAMERA F P 46	TRUE XDP CLP P 20
TRUE S0PWRGD 3V3 DIV 51	TRUE SMBUS SMC A S3 SCL 25 44	TRUE SMC ONOFF L 6 7 40 41	TRUE SMC PF3 42	TRUE THRM CPU THM L 46	TRUE USB2 CAMERA N 46	TRUE XDP CPURST L 56
TRUE S0PWRGD 5V DIV 51	TRUE SMBUS SMC A S3 SDA 25 44	TRUE SMC ONOFF L 6 7 40 41	TRUE SMC PF3 42	TRUE THRM CPU THM L 46	TRUE USB2 CAMERA P 46	TRUE XDP DBRSET L 6 7 10 13 28
TRUE SOSEO BEGIN 51	TRUE SMBUS SMC BSA SCL 25 44	TRUE SMC ONOFF L 6 7 40 41	TRUE SMC PF3 42	TRUE THRM CPU THM L 46	TRUE USB2 CAMERA P F 46	TRUE XDP DBRSET L 6 7 10 13 28
TRUE SATA B_DET L 23	TRUE SMBUS SMC BSA SDA 25 44	TRUE SMC ONOFF L 6 7 40 41	TRUE SMC PF3 42	TRUE THRM CPU THM L 46	TRUE USB2 EXTA F N 46	TRUE XDP PWGRD 7 13
TRUE SB A20GATE 23	TRUE SMBUS SMC B S3 SCL 25 44	TRUE SMC ONOFF L 6 7 40 41	TRUE SMC PF3 42	TRUE THRM CPU THM L 46	TRUE USB2 EXTA N 46	TRUE XDP TCK 6 7 10 13 66
TRUE SB CLINK VREF0 25 70	TRUE SMBUS SMC B S3 SDA 25 44	TRUE SMC ONOFF L 6 7 40 41	TRUE SMC PF3 42	TRUE THRM CPU THM L 46	TRUE USB2 EXTA P 46	TRUE XDP TDI 6 7 10 13 66
TRUE SB CLINK VREF1 25 70	TRUE SMBUS SMC MGMT SCL 41 44	TRUE SMC ONOFF L 6 7 40 41	TRUE SMC PF3 42	TRUE THRM CPU THM L 46	TRUE USB2 MUXED EXTA N 46	TRUE XDP TDO 6 7 10 13 66
TRUE SB CLK100M DMI N 29 30	TRUE SMBUS SMC MGMT SDA 41 44	TRUE SMC ONOFF L 6 7 40 41	TRUE SMC PF3 42	TRUE THRM CPU THM L 46	TRUE USB2 MUXED EXTA P 46	TRUE XDP TMS 6 7 10 13 66
TRUE SB CLK100M DMI P 29 30	TRUE SMB AIRPORT_CONN_CLK 7 36	TRUE SMC ONOFF L 6 7 40 41	TRUE SMC PF3 42	TRUE THRM CPU THM L 46	TRUE USB2 WSPRING N 46	TRUE XDP TRST L 6 7 10 13 66
TRUE SB CLK14P3M_TIMER 29 71	TRUE SMB AIRPORT_CONN_DATA 7 36	TRUE SMC				

Functional Test Points

NB_NO_TESTS

These are normally testpoints but become NC
NO_TEST

E291	TRUE	NC LVDS VBG	NC LVDS VBG	7 15
E292	TRUE	NC NB RSVD 31	MAKE_BASE+TRUE NC NB RSVD 31	7 16
E293	TRUE	NC NB RSVD 32	MAKE_BASE+TRUE NC NB RSVD 32	7
E294	TRUE	NC NB RSVD 33	MAKE_BASE+TRUE NC NB RSVD 33	7
E295	TRUE	NC MEM A RCVEN L	NC MEM A RCVEN L	7 17
E296	TRUE	NC MEM B RCVEN L	MAKE_BASE+TRUE NC MEM B RCVEN L	7 17
E297	TRUE	NC NB RSVD 1	MAKE_BASE+TRUE NC NB RSVD 1	7 16
E298	TRUE	NC NB RSVD 2	MAKE_BASE+TRUE NC NB RSVD 2	7 16
E299	TRUE	NC NB RSVD 3	MAKE_BASE+TRUE NC NB RSVD 3	7 16
E300	TRUE	NC NB RSVD 4	MAKE_BASE+TRUE NC NB RSVD 4	7 16
E301	TRUE	NC NB RSVD 5	MAKE_BASE+TRUE NC NB RSVD 5	7 16
E302	TRUE	NC NB RSVD 6	MAKE_BASE+TRUE NC NB RSVD 6	7 16
E303	TRUE	NC NB RSVD 7	MAKE_BASE+TRUE NC NB RSVD 7	7 16
E304	TRUE	NC NB RSVD 8	MAKE_BASE+TRUE NC NB RSVD 8	7 16
E305	TRUE	NC NB RSVD 14	MAKE_BASE+TRUE NC NB RSVD 14	7 16
E306	TRUE	NC NB RSVD 21	MAKE_BASE+TRUE NC NB RSVD 21	7 16
E307	TRUE	NC NB RSVD 22	MAKE_BASE+TRUE NC NB RSVD 22	7 16
E308	TRUE	NC NB RSVD 23	MAKE_BASE+TRUE NC NB RSVD 23	7 16
E309	TRUE	NC NB RSVD 24	MAKE_BASE+TRUE NC NB RSVD 24	7 16
E310	TRUE	NC NB RSVD 25	MAKE_BASE+TRUE NC NB RSVD 25	7 16
E311	TRUE	NC NB RSVD 26	MAKE_BASE+TRUE NC NB RSVD 26	7 16
E312	TRUE	NC NB RSVD 27	MAKE_BASE+TRUE NC NB RSVD 27	7 16
E313	TRUE	NC NB RSVD 35	MAKE_BASE+TRUE NC NB RSVD 35	7 16
E314	TRUE	NC NB RSVD 36	MAKE_BASE+TRUE NC NB RSVD 36	7 16
E315	TRUE	NC NB CFG 10	MAKE_BASE+TRUE NC NB CFG 10	7 16
E316	TRUE	NC NB CFG 11	MAKE_BASE+TRUE NC NB CFG 11	7 16
E317	TRUE	NC NB CFG 14	MAKE_BASE+TRUE NC NB CFG 14	7 16
E318	TRUE	NC NB CFG 15	MAKE_BASE+TRUE NC NB CFG 15	7 16
E319	TRUE	NC NB CFG 17	MAKE_BASE+TRUE NC NB CFG 17	7 16
E320	TRUE	NC NB NC 1	MAKE_BASE+TRUE NC NB NC 1	7 16
E321	TRUE	NC NB NC 2	MAKE_BASE+TRUE NC NB NC 2	7 16
E322	TRUE	NC NB NC 3	MAKE_BASE+TRUE NC NB NC 3	7 16
E323	TRUE	NC NB NC 4	MAKE_BASE+TRUE NC NB NC 4	7 16
E324	TRUE	NC NB NC 5	MAKE_BASE+TRUE NC NB NC 5	7 16
E325	TRUE	NC NB NC 6	MAKE_BASE+TRUE NC NB NC 6	7 16
E326	TRUE	NC NB NC 7	MAKE_BASE+TRUE NC NB NC 7	7 16
E327	TRUE	NC NB NC 8	MAKE_BASE+TRUE NC NB NC 8	7 16
E328	TRUE	NC NB NC 9	MAKE_BASE+TRUE NC NB NC 9	7 16
E329	TRUE	NC NB NC 10	MAKE_BASE+TRUE NC NB NC 10	7 16
E330	TRUE	NC NB NC 11	MAKE_BASE+TRUE NC NB NC 11	7 16
E331	TRUE	NC NB NC 12	MAKE_BASE+TRUE NC NB NC 12	7 16
E332	TRUE	NC NB NC 13	MAKE_BASE+TRUE NC NB NC 13	7 16
E333	TRUE	NC NB NC 14	MAKE_BASE+TRUE NC NB NC 14	7 16
E334	TRUE	NC NB RSVD 29	MAKE_BASE+TRUE NC NB RSVD 29	7 16
E335	TRUE	NC NB RSVD 28	MAKE_BASE+TRUE NC NB RSVD 28	7 16
E336	TRUE	NC NB RSVD 30	MAKE_BASE+TRUE NC NB RSVD 30	7 16
E337	TRUE	NC CRT DDC CLK	NC CRT DDC CLK	7 15
E338	TRUE	NC CRT DDC DATA	MAKE_BASE+TRUE NC CRT DDC DATA	7 15

Power Supply NO_TESTS

NO_TEST

CLOCK NO_TESTS

NO_TEST

LVDS NO_TESTS

NO_TEST

FUNC TEST - BATTERY CONNECTOR

x3	E644	TRUE	BATT_POS	6 50
x3	E645	TRUE	GND	6 50
E646	TRUE	SMC_BS_ALRT_L	6 41 42 50	
E647	TRUE	SMBUS_SMC_BSA_SCL	6 41 44 50 59	
E648	TRUE	SMBUS_SMC_BSA_SDA	6 41 44 50 59	

FUNC TEST - DC-IN CONNECTOR

x2	E649	TRUE	PP18V5_DCIN	6 50 72
E650	TRUE	SYS_ONEWIRE	6 41 42 50	
E651	TRUE	GND	6 41 42 50	

FUNC TEST - TEMP SENSOR CONNECTOR

E652	TRUE	SMBUS_SMC_0_S0_SCL	6 41 44 46 71
E653	TRUE	SMBUS_SMC_0_S0_SDA	44 46 51 52 24 28 28 27
E654	TRUE	PP3V3_A_S0	19 21 22 23 25 25 25 22

FUNC TEST - FAN CONNECTOR

E655	TRUE	PP5V_S0	62 53 53 23
E656	TRUE	FAN_RT_PWM	40 43 47 51
E657	TRUE	FAN_RT_TACH	6 47
E658	TRUE	GND	6 47

FUNC TEST - CAMERA USB, LVDS, ALS

x2	E659	TRUE	PP5V_S3_CAMERA_F	6 60 72
E660	TRUE	USB2_CAMERA_F_P	6 60 69	
E661	TRUE	USB2_CAMERA_F_N	6 60 69	
E662	TRUE	LCDBKLT RTN<1..6>	6 60 64	
E663	TRUE	LVDS_A_DATA_N<0..2>	6 15 60 67	
E664	TRUE	LVDS_A_DATA_P<0..2>	6 15 60 67	
E665	TRUE	PPVOUT_S0_LCDBKLT	6 60 64	
E666	TRUE	LVDS_A_CLK_F_N	6 60	
E667	TRUE	LVDS_A_CLK_F_P	6 60	
E668	TRUE	LVDS_DDC_CLK	6 15 60	
E669	TRUE	LVDS_DDC_DATA	6 15 60	
E670	TRUE	PP3V3_S0_LCD_F	6 60 72	

x2	E671	TRUE	PP3V3_LCDVDD_SW_F	6 60 72
E672	TRUE	SMBUS_SMC_B_S3_SDA	6 41 44 60	
E673	TRUE	SMBUS_SMC_B_S3_SCL	6 41 44 60	
x1	E674	TRUE	GND	6 41 44 60

FUNC TEST - AUDIO CONNECTOR

E675	TRUE	HDA_SYNC	6 9 23 37 69
E676	TRUE	HDA_BIT_CLK	6 9 23 37 69
E677	TRUE	AUD_MIC_DATA	6 37 60
E678	TRUE	HDA_SPOUT	6 9 23 37 69
E679	TRUE	PPBUS_G3H	72 6 7 8 37 45 50 56 59 64
E680	TRUE	HDA_SDINO	6 9 23 37 69
E681	TRUE	AUD_MIC_CLK	6 37 60
E682	TRUE	PM_SLP_S3_L	6 25 36 37 41 42 51 55 57

FUNC TEST - IPD CONNECTOR

E683	TRUE	SMC_LID	6 40 41 42
E684	TRUE	PP3V42_G3H_IPD_F	6 40
E685	TRUE	SMC_SYS_KBDLED	6 40 41
E686	TRUE	SMC_SYS_LED	6 40 41
E687	TRUE	USB2_WSPRING_N	6 9 24 40 69
E688	TRUE	USB2_WSPRING_P	6 9 24 40 69
E689	TRUE	SMC_ONOFF_L	6 7 40 41 42
E690	TRUE	USB_IR_N	6 7 9 24 40 69
E691	TRUE	USB_IR_P	6 7 9 24 40 69
E692	TRUE	PP5V_S0_KBDLED_F	6 7 40 72
E693	TRUE	PP5V_S3_TOFCASE_F	6 40
E694	TRUE	SMBUS_SMC_A_S3_SCL	6 7 36 40 41 44 71
E695	TRUE	SMBUS_SMC_A_S3_SDA	6 7 36 40 41 44 71
E696	TRUE	SMC_ONOFF_L	6 7 40 41 42
E697	TRUE	USB_IR_N	6 7 9 24 40 69
E698	TRUE	USB_IR_P	6 7 9 24 40 69
E699	TRUE	PP5V_S0_KBDLED_F	6 7 40 72
E700	TRUE	LSOC_H_R	6

FUNC TEST - XDP/ITP CONNECTOR

E701	TRUE	XDP_BPM_L<0..5>	6 10 13 64
E702	TRUE	NB_BSSL<0..2>	6 10 13 64
E703	TRUE	NB_CFG<3..8>	6 13
E704	TRUE	XDP_PWRGD	6 13
E705	TRUE	XDP_OBS20	6 13
E706	TRUE	TP_XDP_HOOK2	13
E707	TRUE	TP_XDP_HOOK3	13
E708	TRUE	LOCAL_CTRL_DATA	6 13
E709	TRUE	LOCAL_CTRL_CLK	6 13
E710	TRUE	XDP_TCK	13
E711	TRUE	SMC_WAKE_SCI_L	13 26
E712	TRUE	EXTAUSB_OC_L	13 24 39
E713	TRUE	SB_GPIO40	6 13
E714	TRUE	USB_EXTD_OC_L	6 13
E715	TRUE	WOW_EN	24 36
E716	TRUE	PM_LATRIGGER_L	6 13
E717	TRUE	EXTGPU_LVDS_EN	6 13
E718	TRUE	SB_GPIO30	6 13
E719	TRUE	EXTRBUSB_OC_L	24
E720	TRUE	XDP_CLK_P	13 24
E721	TRUE	XDP_CLK_N	29 30 66 71
E722	TRUE	XDP_CPURST_L	29 30 66 71
E723	TRUE	XDP_DBRESET_L	6 13
E724	TRUE	XDP_TDO	6 10 65 13 66
E725	TRUE	XDP_TRST_L	6 10 65 13 66
E726	TRUE	XDP_TDI	6 10 65 13 66
E727	TRUE	XDP_TMS	6 10 65 13 66
E728	TRUE	PP3V3_A_S0	19 21 22 23 25 25 25 22
E729	TRUE	PP1V05_S0	6 7 8 10 11 12 13 14 18 19 21 23 26 27 30 42 54 72
E730	TRUE	GND	6 7 8 10 11 12 13 14 18 19 21 23 26 27 30 42 54 72

FUNC TEST - RIO HATCH CONNECTOR

E731	TRUE	HDMI_HOST	6 37
E732	TRUE	DVI_HOST	6 37
E733	TRUE	TMDS_HTPLG	6 37
E734	TRUE	TMDS_DDC_SDA	6 37
E735	TRUE	TMDS_DDC_SCL	6 1 62 63 67
E736	TRUE	VGA_VSYNC	6 37 63 67
E737	TRUE	VGA_HSYNC	6 37
E738	TRUE	TMDS_TX_CONN_CLK_P	6 37
E739	TRUE	TMDS_TX_CONN_CLK_N	6 37
E740	TRUE	TMDS_TX_CONN_P<0..2>	6 37
E741	TRUE	TMDS_TX_CONN_N<0..2>	6 37
E742	TRUE	USB2_EXTA_F_P	6 37
E743	TRUE	USB2_EXTA_F_N	6 37
E744	TRUE	PP5V_S3_USB2_EXTA_F	39 69
E745	TRUE	PP5V_S0_DVIPORT	6 37
E746	TRUE	VGA_B	6 37
E747	TRUE	VGA_G	6 37
E748	TRUE	VGA_R	6 37
E749	TRUE	GND	6 37

FUNC TEST - AIRPORT

E750	TRUE	CK505_SRC_CLKREQ6_L	6 7 36
E751	TRUE	PCIE_WAKE_L	6 7 36
E752	TRUE	AIRPORT_RST_L	6 7 36
E753	TRUE	SMBUS_SMC_A_S3_SCL	6 7 36 40 41 44 71
E754	TRUE	SMBUS_SMC_A_S3_SDA	6 7 36 40 41 44 71
E755	TRUE	GND	6 7 36 40 41 44 71

FUNC TEST - Power Supplies

E756	PPVCORE_S0_CPU	6 8 11 12 52 65 72
E757	PP0V9_S0	6 8 33 55 72
E758	PP1V05_S0	6 7 8 10 11 12 13 14 18 19 21 23 26 27 30 42 54 72
E759	PP1V25_S0	6 8 16 18 19 21 26 27 54 72
E760	PP1V5_S0	6 8 11 12 26 27 54 72
E761	PP1V8_S0	6 8 19 22 51 61 72
E762	PPVCORE_S0_NB_GFX	6 8 18 22 45 53 65 72
E763	PP5V_S0	6 7 8 22 27 40 43 47 51 52 53 63 72
E764	PP3V3_S0	72
E765	PP1V8_S3	6 8 10 18 21 31 33 34 35 51 55
E766	PP3V3_S3	6 8 36 42 44 48 51 58 60 72
E767	PP5V_S3	6 8 40 58 60 72
E768	PP3V3_S5	6 8 24 25 26 27 28 36 43 44 49
E769	PP5V_S5	6 8 27 39 51 54 55 56 58 72
E770	PP3V42_G3H	6 8 23 26 27 28 39 40 41 42 43 44 57 58 72
E771	PP18V5_G3H	6 8 50 59 72
E772	PPDCIN_G3H	6 8 50 57 72
E773	PPBUS_G3H	6 7 8 37 45 50 56 59 64 72
E774	PPBUS_R_G3H	6 8 42 52 53 54 55 59 72

FUNC TEST - M93 WIRELESS CONNECTOR

E775	PLT_RST_L	6 24 28 60 64
E776	PCIE_WAKE_L	6 7 25 36
E777	CK505_SRC_CLKREQ6_L	6 7 29 36
E778	PCIE_CLK100M_MINI_N_F	6 36
E779	PCIE_CLK100M_MINI_P_F	6 36
E780	PCIE_E_D2R_N_F	6 36
E781	PCIE_E_D2R_P_F	6 36
E782	PCIE_E_R2D_C_N_F	6 7 36
E783	PCIE_E_R2D_C_P_F	6 7 36
E784	AIRPORT_RST_L	6 7 28 36
E785	SMB_AIRPORT_CONN_CLK	6 36
E786	SMB_AIRPORT_CONN_DATA	6 36
E787	PCIE_E_R2D_C_N_F	6 7 36
E788	PCIE_E_R2D_C_P_F	6 7 36
E789	PP3V3_S3_AP_AUX	6 36 72

REQUIRED NETS

NICE2HAVE NETS


Functional Test and No-Tests

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0
SCALE	SHT	OF
NONE	7	73



"S0,S0M" RAILS

"S5" RAILS

"G3H" RAILS

"S3" RAILS

Power Aliases

SYNC_MASTER=WFERRY SYNC_DATE=06/15/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		8	73

EMI SPRING CLIPS

PLACE CLIPS PER MCO ON TOPSIDE NEAR BATTERY CONNECTOR J6900



BOSSES TO CONNECT TO HEATSINK



SMC ALIASES

NO-CONNECT UNUSED SMC INTERFACE PORTS

Table of SMC aliases including NC_SMC_PA0 through NC_SMC_TEST_DAC3 with NO_TEST and MAKE_BASE+TRUE columns.

LVDS ALIASES

NO-CONNECT UNUSED LVDS INTERFACE PORTS

Table of LVDS aliases including NC_LVDS_B_CLK_N, NC_LVDS_B_CLK_P, NC_LVDS_B_DATA_N0 through NC_LVDS_A_DATA_N3.

PCI_EXPRESS GRAPHICS ALIASES

NO-CONNECT UNUSED SDVO INTERFACE PORTS

Table of PCI Express Graphics aliases including NC_PEG_D2R_N0 through NC_PEG_R2D_C_P15.

SATA ALIASES

NO-CONNECT UNUSED SATA INTERFACE PORTS

Table of SATA aliases including NC_SATA_A_D2R_N, NC_SATA_A_D2R_P, NC_SATA_A_R2D_C_N, NC_SATA_A_R2D_C_P, NC_SATA_B_D2R_N, NC_SATA_B_D2R_P, NC_SATA_B_R2D_C_N, NC_SATA_B_R2D_C_P, NC_SATA_C_D2R_N, NC_SATA_C_D2R_P, NC_SATA_C_R2D_C_N, NC_SATA_C_R2D_C_P.

USB ALIASES

USB PORT [0] = External USB2.0 Port A

Table of USB aliases for ports 0, 1, 2, 3, 4, 5, 6, 7, 8, 9.

CLOCK ALIASES

NO-CONNECT UNUSED CLOCK INTERFACE PORTS

Table of Clock aliases including NC_CK505_SRC1_N, NC_CK505_SRC1_P, NC_CK505_SRC2_N, NC_CK505_SRC2_P, NC_CK505_SRC3_N, NC_CK505_SRC3_P, NC_CK505_SRC4_N, NC_CK505_SRC4_P, NC_CK505_SRC7_N, NC_CK505_SRC7_P, NC_CK505_SRC8_N, NC_CK505_SRC8_P, NC_CK505_PCI1_CLK, NC_CK505_PCI2_CLK, NC_CK505_PCI4_CLK.

SB ALIASES

NO-CONNECT UNUSED INTERFACE PORTS

Table of SB aliases including VR_PWRGD_CK505, PM_SB_PWBOK, PCI_AD<0..31>, PCI_C_BE_L<0..3>, NC_PCI_PAR, TP_PCI_RST_L.

NB ALIASES

Table of NB aliases including GFX_VR_EN, VR_PWRGOOD_DELAY, NB_CLK96M_DOT_P, NB_CLK96M_DOT_N, NB_CLK100M_DPLLSS_P, NB_CLK100M_DPLLSS_N.

AUDIO ALIASES

Table of Audio aliases including HDA_BIT_CLK, HDA_SYNC, HDA_RST_L, HDA_RST_N, HDA_SDINO, HDA_SDOUT.

SIGNAL ALIAS /RESET

SYNC_MASTER+(MASTER) SYNC_DATA+(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with 4 columns: Part number, Description, Part number, Description. Includes SMC_SMS_INT, SMC_ADAPTER_EN.







Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF, TOTAL SHEETS. Values: D, 051-7230, B.0.0, NONE, 9, 73.



LAYOUT NOTE:
 COMP0,2 CONNECT WITH Z0=27.4OHM, MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMP1,3 CONNECT WITH Z0=55OHM, MAKE TRACE LENGTH SHORTER THAN 0.5".

CPU FSB
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF 73



LAYOUT NOTE:
CPU_VCCSENSE_P/CPU_VCCSENSE_N USE
20=27.4 OHM DIFFERENTIAL TRACE ROUTING.

LAYOUT NOTE:
PLACE R1100 AND R1101
WITHIN 1 INCH OF CPU W/ NO STUB

LAYOUT NOTE:
PROVIDE A TEST POINT (WITH NO STUB)
TO CONNECT A DIFFERENTIAL PROBE
BETWEEN VCCSENSE AND VSSSENSE

CPU Power & Ground

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7230	REV. B.0.0
	SCALE NONE	SHEET 11	OF 73


CPU VCORE HF AND BULK DECOUPLING

3x 330uF. 32x 10uF 0603, 28x 1uF 0402
Intel recommends 32+28 but is evaluating 24+24


72 65 52 11 8 7 6 PPVCORE_S0_CPU

10uF 0603 = APN:138S0568 = MURATA, TAIYO, TDK, SAMSUNG


LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON SAME SIDE AS CPU



LAYOUT NOTE:
PLACE ON SAME SIDE AS CPU


Intel recommends 3x220uF @ 9mOHM

CPU VCORE VID CONNECTIONS

66 52 11 6 CPU_VID<0..6> MAKE_BASE=TRUE IMVP6_VID<0..6> 66

VCCA (CPU AVdd) DECOUPLING


72 54 27 26 22 11 8 7 6 PPV5_S0



LAYOUT NOTE:
PLACE C1281 NEAR PIN B34 OF U1000

VCCP (CPU I/O) DECOUPLING

23 21 19 18 17 16 15 14 13 12 11 10 9 8 7 6 PPV05_S0



LAYOUT NOTE:
PLACE C1290 CLOSE TO CPU
PLACE C1283-C1288 CLOSE TO FSB ADDRESS PINS
PLACE C1291-C1296 CLOSE TO FSB DATA PINS


CPU Decoupling & VID

SYNC_MASTER=MSASBAR SYNC_DATE=04/26/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7230 B.0.0

SCALE SHEET OF 73

8

7

6

5

4

3

2

1

D

D

C

C

B

B


A

A

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.

Use with 920-0451 adapter board to support CPU, NB & SB debugging.



← Direction of XDP module to edge of board
Please avoid any obstructions

eXtended Debug Port (XDP)
 SYNC_MASTER=M75 SYNC_DATE=01/24/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT		OF
NONE	13		73

8

7

6

5

4

3

2

1



NB CPU Interface

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT		OF
NONE	14		73

LVDS Disable

Can leave all signals NC if LVDS is not implemented. Tie VCC_TX_LVDS and VCCA_LVDS to GND.

If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable



Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND. Can tie the following rails to GND: VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!


Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above. Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.

Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND. Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore). Tie VCCA_DPLLA and VCCA_DPLLB to VCC (VCore). Tie VCC_AXG and VCC_AXG_NCTF to GND. Leave GFX_VID<3..0> and GFX_VR_EN as NC.





SDVO Alternate Function



NB PEG / Video Interfaces
SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF, PART. Values: D, 051-7230, B.0.0, NONE, 15, 73.





NB DDR2 Interfaces

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7230	REV. B.0.0
	SCALE NONE	SHEET 17	OF 73



Current numbers from Crestline EDS, doc #21749.

NB Power 2


SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7230	REV. B.0.0
	SCALE NONE	SHEET 19	OF 73



NB Grounds

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="font-size: small;">SIZE</td> <td style="text-align: center;">D</td> <td style="font-size: small;">DRAWING NUMBER</td> <td style="text-align: center;">051-7230</td> <td style="font-size: small;">REV.</td> <td style="text-align: center;">B.0.0</td> </tr> <tr> <td style="font-size: small;">SCALE</td> <td style="text-align: center;">NONE</td> <td style="font-size: small;">SHEET</td> <td style="text-align: center;">20</td> <td style="font-size: small;">OF</td> <td style="text-align: center;">73</td> </tr> </table>	SIZE	D	DRAWING NUMBER	051-7230	REV.	B.0.0	SCALE	NONE	SHEET	20	OF	73
	SIZE	D	DRAWING NUMBER	051-7230	REV.	B.0.0							
SCALE	NONE	SHEET	20	OF	73								



These supplies are still needed even using external GPU


NOTE: This follower is redundant if VCORE is always 1.05V.

need to find "1uH,220mA,150mohm max"

NB Standard Decoupling		
SYNC_MASTER=M70	SYNC_DATE=01/09/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		21	73

Current numbers from Crestline EDS Addendum, doc



NOTE: This filter is required even if using only external graphics.
 VCCD_TVDC also powers internal thermal sensors.

Layout Note:
 These 2 caps should be
 within 6.35 mm of NB edge

Layout Note:
 These 4 caps should be
 within 6.35 mm of NB edge

Layout Note:
 These 11 caps should be
 within 6.35 mm of NB edge

Layout Note: Route to cap, then GND

Place C2226 close to Pins J47, L47

Place C2230 close to Pin L35

Place C2261 close to Pin D50

Place C2262 close to Pin J49

NEED TO FIND A "1#GH, 500MA, 78MOHM" INDUCTOR

GMCH Graphics Core Power

PLACEMENT_NOTE=Place in GMCH cavity Place smaller caps as close as possible to NB pins.

WARNING VOLTAGE DROP
 (1.7V - 5.5V)
 80 mA

$$V_{out} = 1.204V * (R_a + R_b) / R_b$$


R_a || R_b should be 19Kohms

NB Graphics Decoupling


SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0
SCALE	SHT	OF
NONE	22	73



HDA	
HDA_BIT_CLK	24.000MHz CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDS
HDA_SDOUT	INTEGRATED PD
AC2_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE D	DRAWING NUMBER 051-7230	REV. B.0.0
	SCALE NONE	SHEET 23	OF 73



NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1. If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.




NOTE: GNT0# HAS INT FU; ENABLED ONLY WHEN PCIRST# = 0 AND PWROK = 1. SPI_CS1# HAS INT FU (NOMINAL=20K, SIMULATION=15K-35K)



SB PCI, PCIe, DMI, USB
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	24 OF 73



SB Pwr Mgt, GPIO, Clink

SYNC_MASTER=M70 SYNC_DATE=01/09/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NOTE:
VccHDA and VccSueHDA can be 1.5V or 3.3V depending on VIO of HD Audio interface.
Current figures provided assume 1.5V.


SB Power & Ground
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		26	73





Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.

Platform Reset Connections

Unbuffered




SB RTC Crystal Circuit



SB Misc
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT OF		73
NONE	28		

Silego recommend to remove L2903,R2900,C2907,C2910
R2901,L2902,C2916,C2911,C2914 and R2902



(EACH POWER PIN PLACED ONE 0.1UF)
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

- (FROM ICH8M GPIO15 STPPCI*)
- (FROM ICH8M GPIO25 STPCPU*)
- (CPU HOST 133/167MHZ)
- (GMCH HOST 133/167MHZ)
- (ITP HOST 133/167MHZ)
- (GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)
- (SLOT F - GPU PCI-E 100 MHZ)
- (ICH8M DMI 100 MHZ)
- (SLOT D - 4 LANE PCI-E FOR EXPRESSCARD)
- (ICH SATA 100 MHZ)
- (FROM ICH8M GPIO35)
- (GMCH G_CLKIN 100 MHZ)
- (FROM GMCH CLK_REQ*)
- (WIRELESS PCI-E 100 MHZ)
- (DB400 SRC)
- (SLOT E)
- (GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)
- (FROM ICH8M)
- (ICH8M USB 48MHZ)
- (ICH8M,SIO,LPC REF. 14.318MHZ)

FCTSEL1	PIN 6	PIN 7	PIN 10	PIN 11
0	DOT96T	DOT96C	100MT_SST	100MC_SST
1	27M NON SPREAD	27M SPREAD	SRCT0	SRCC0

* FOR INT. GRAPHIC SYSTEM
* FOR EXT. GRAPHIC SYSTEM

Clock (CK505)

SYNC_MASTER=M70 SYNC_DATE=02/01/2007




NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	29	OF	73

CLK Termination




FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	1	166M
* 0	1	0	200M
1	1	0	400M
1	1	1	Resrvd
1	0	1	100M
1	0	0	333M

NOSTUFF R3082, R3086, R3090
FOR MANUAL CPU FREQUENCY
CPU speed is currently set to 200MHz

Clock Termination
SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	30		



DDR2 DRAM Channel A
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE		31	



U3230
64MX16
FBGA
MT47H64M16
(2 OF 2)

U3270
64MX16
FBGA
MT47H64M16
(2 OF 2)

DDR2 DRAM Channel B
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3



2

1

One cap for each side of every RPAK, one cap for every two discrete resistors
BOMOPTION shown at the top of each group applies to every part below it

MEM CLOCK TERMINATION

Place one resistor at each end of Y split



LAYOUT NOTE: PLACE ONE CAP CLOSE TO EVERY TWO PULLUP RESISTORS TERMINATED TO PP0V9_S0_MEM_TERM

Memory Active Termination


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0
SCALE	SHT	OF
NONE	33	73

8

7

6


5

4

3

2


1



APPROXIMATE CAP ARRANGEMENT

DDR2 BYPASSING 1
 SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	
NONE	34	73	



DDR2 BYPASSING 2

SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-7230	B.0.0
		SHEET	OF
		35	73

D

D

C

C


B

B

A

A

M93 WIRELESS AIRPORT & BT CONNECTOR



APN: 516S0580

70 36 24 6	PCIE_E_D2R_N	PCIE_E_D2R_N	MAKE_BASE=TRUE	24 36 70
70 36 24 6	PCIE_E_D2R_P	PCIE_E_D2R_P	MAKE_BASE=TRUE	24 36 70
70 36 24 6	PCIE_E_R2D_C_N	PCIE_E_R2D_C_N	MAKE_BASE=TRUE	24 36 70
70 36 24 6	PCIE_E_R2D_C_P	PCIE_E_R2D_C_P	MAKE_BASE=TRUE	24 36 70


PLACE C4100,C4101 < 250 MILS FROM SB

PLACE FILTERS NEAR CONNECTOR

Wireless M93 Connector


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0
SCALE	SHT	OF
NONE	36	73

Micro DVI, USB, to RIO Hatch Assembly




Audio Connector



Hatch and Audio Connectors
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	37		



PATA HDD CONNECTOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7230	REV. B.0.0
	SCALE NONE	SHEET 38	OF 73

8

7

6

5

4

3

2

1

D

D

C

C

B




B

A


A

USB 2.0 CONNECTOR

CONNECT TO 5V S5 or S3 PER LAYOUT





CURRENT LIMIT TO 1.5A CONTINUOUS



PP5V_S3_USB2_EXT_A_F
MIN LINE WIDTH=0.6MM
MIN TRACE WIDTH=0.2MM
VOLTAGE=5V


ROUTE USB DATA LINES AS DIFFERENTIAL PAIRS



LAYOUT NOTE: C4602 IS AN EMC BY-PASS CAP FOR J4200

CONNECT TO RIO CONNECTOR J4200

USB/SMC MUX



USB2_MUXED_EXT_A_P
USB2_MUXED_EXT_A_N

USB EXTERNAL CONNECTORS		
SYNC_MASTER=M70	SYNC_DATE=01/09/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	39		

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

D

D

C

C


B

B



A

A

IPD Connector



Power Button Inverter



IPD Connector

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE		SHT	OF
NONE		40	73

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SMC

D

D

C





C

B


B

A

A



NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.



SMC

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		41	73

8

7

6

5


4

3

2

1


SMC Reset Button / Brownout Detect



Silk: "SMC RST"
Place R5001 on bottom side near board edge

Q5030 will pull down SMC_MANUAL_RST_L in the event of a keyboard SMC Reset generated when left shift, option, and control and the power button is depressed.


SMC 1.05V to 3.3V Level Shifting




- 56 41 6 RSMRST_PWRGD R5094 1 2 100K
- 42 41 40 7 6 SMC_ONOFF_L R5095 1 2 100K
- 43 41 39 6 SMC_TX_L R5080 1 2 10K
- 43 41 39 6 SMC_RX_L R5081 1 2 100K
- 43 41 6 SMC_TMS R5097 1 2 10K
- 43 41 6 SMC_TDO R5085 1 2 10K
- 43 41 6 SMC_TDI R5086 1 2 10K
- 43 41 6 SMC_TCK R5087 1 2 10K
- 41 6 PM_LAN_PWRGD R5090 1 2 10K
- 41 6 SMC_PF3 R5091 1 2 10K
- 50 41 7 6 SYS_ONEWIRE R5082 1 2 2.0K
- 50 42 41 7 6 SMC_BS_ALRT_L R5083 1 2 470K
- 41 6 SMC_ODD_DETECT R5049 1 2 10K
- 59 50 41 6 SMC_BC_ACOK R5084 1 2 10K
- 41 40 7 6 SMC_LID R5073 1 2 100K

- R5006 1 2 100K PM_SLP_S5_L 6 25 41
- R5092 1 2 10K SMC_CASE_OPEN 6 41
- R5096 1 2 10K SMC_ADAPTER_EN 6 9 36 41
- R5093 1 2 10K SMC_BATT_CHG_EN 6 41


Debug Power Button




SMC Crystal Circuit




SMC 3.3V to 1.05V Level Shifting





Battery Pack Status



SMC AVREF Supply



3.3V TO PBUS LEVEL SHIFTING



SMC SUPPORT

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		42	73




LPC+SPI Connector

SPI_CS MUX

LPC+SPI Debug Connector
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7230	REV. B.0.0
	SCALE NONE	SHEET 43	OF 73



SMBUS CONNECTIONS

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT OF		
NONE	44 OF 73		

8

7

6

5

4

3

2

1

D

D

C

C


B

B


A

A


ACIN VOLTAGE SENSE



GPU VOLTAGE SENSE



PBUS VOLTAGE SENSE



Voltage Sensors

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 051-7230 B.0.0

SCALE NONE SHEET 45 OF 73

8

7

6

5


4

3

2


1

REMOTE TEMP AT HEAT SPREADER




APN: 518S0354

CPU THERMAL DIODE



LOCAL TEMP NEAR POWER SUPPLIES



TEMPERATURE SENSORS

SYNC_MASTER=M70 SYNC_DATE=01/09/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0
SCALE	SHT	OF
NONE	46	73

FAN CONNECTOR



Fan

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7230	REV. B.0.0
	SCALE NONE	SHIT 47	OF 73

SUDDEN MOTION SENSOR




I2C addresses:

ADDR low => 0x30, 0x31


ADDR high => 0x32, 0x33

Alias SCL/SDA to GND if using analog outputs only

Desired orientation when placed on board top-side:



Desired orientation when placed on board bottom-side:



Sudden Motion Sensor (SMS)

SYNC_MASTER=076_MLB SYNC_DATE=01/12/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0
SCALE	SHT	OF
NONE	48	73

DC-JACK INTERFACE



OneWire OVP

BATTERY INTERFACE



DC-In & Battery Connectors
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT OF		
NONE	50 OF		73

S0 FETS & POWER SEQUENCING & PGOOD



1.05V S0 RUN/SS CONTROL

1.25V S0 RUN/SS CONTROL


1.5V S0 RUN/SS CONTROL

S0 FETS & Power Sequencing
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	51		

STUFF R7013, R7014 and UNSTUFF U7002, C7001, C7002 TO USE WIRE-AND OF ALL PGOODs INSTEAD OF TPS3808

IMVP6 CPU VCore Regulator



NOTE 1: C7132,C7133 = 27.4 OHM FOR VALIDATING CPU ONLY.

R1100/R1101 **ON THE CPU PAGE** PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED


Pin	MIN_LINE_WIDTH	MIN_NECK_WIDTH
52 IMVP6_PHASE	1.5 MM	0.20 MM
52 IMVP6_BOOT	0.25 MM	0.20 MM
52 IMVP6_UGATE	1.5 MM	0.20 MM
52 IMVP6_LGATE	1.5 MM	0.20 MM

Pin	MIN_LINE_WIDTH	MIN_NECK_WIDTH
52 IMVP6_OCSET	0.25 MM	0.20 MM
52 IMVP6_VSUM	0.25 MM	0.20 MM
52 GND_IMVP6_SGND	0.50 MM	0.20 MM
52 PFVCCORE_S0_CPU	0.25 MM	0.20 MM
52 IMVP6_DROOP	0.25 MM	0.20 MM
52 IMVP6_DFB	0.25 MM	0.20 MM
52 IMVP6_SOFT	0.25 MM	0.20 MM
52 IMVP6_RBIAS	0.25 MM	0.20 MM
52 IMVP6_VDIFF	0.25 MM	0.20 MM
52 IMVP6_FB	0.25 MM	0.20 MM
52 IMVP6_COMP	0.25 MM	0.20 MM
52 IMVP6_VW	0.25 MM	0.20 MM
52 IMVP6_PVCC	0.25 MM	0.20 MM
52 IMVP6_COMP_R	0.25 MM	0.20 MM
52 IMVP6_COMP_RC	0.25 MM	0.20 MM
52 IMVP6_FB_RC	0.25 MM	0.20 MM
52 IMVP6_VDIFF_RC	0.25 MM	0.20 MM

IMVP6 CPU VCore Regulator
 SYNC_MASTER=POWER SYNC_DATE=07/13/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		52	73

RENDER VCORE POWER SUPPLY



PWM FREQ. = 400kHz
MAX CURRENT = 13A (inductor limit)

R7219 sets maximum current measured by PMON
Rpmnfs = (Imax x 0.008 Ohm) / 1.1uA
Imax = 12.8A, Rpmnfs = 93.1kOhms

NOTE: VID<4> is tied to GND

VID	4	3	2	1	0	VOLTAGE
VID	0	0	0	0	0	1.250V
VID	0	0	0	0	1	1.225V
VID	0	0	0	1	0	1.200V
VID	0	0	0	1	1	1.175V
VID	0	0	1	0	0	1.150V
VID	0	0	1	0	1	1.125V
VID	0	0	1	1	0	1.100V
VID	0	0	1	1	1	1.075V
VID	0	1	0	0	0	1.050V
VID	0	1	0	0	1	1.025V
VID	0	1	0	1	0	1.000V
VID	0	1	0	1	1	0.975V
VID	0	1	1	0	0	0.950V
VID	0	1	1	0	1	0.925V
VID	0	1	1	1	0	0.900V
VID	0	1	1	1	1	0.875V

	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
53 6 GCORE_SW	0.6 MM	0.20 MM	4000
53 GCORE_BST	0.3 MM	0.20 MM	4000
53 GCORE_DRVH	0.6 MM	0.20 MM	4000
53 GCORE_DRVL	0.6 MM	0.20 MM	4000
53 GCORE_BST_D	0.3 MM	0.20 MM	4000
53 GND_GCORE_PGND	0.6 MM	0.20 MM	4000
53 GCORE_VDC_DIV	0.3 MM	0.20 MM	4000
53 GCORE_RAMP	0.3 MM	0.20 MM	4000
53 GCORE_CLIM	0.3 MM	0.20 MM	4000
53 GCORE_SS	0.3 MM	0.20 MM	4000
53 GCORE_ST	0.3 MM	0.20 MM	4000
53 GCORE_SW_R	0.6 MM	0.20 MM	4000

	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
53 GCORE_CSCOMP	0.3 MM	0.20 MM	4000
53 GCORE_CSFB	0.3 MM	0.20 MM	4000
53 GCORE_LLINE	0.3 MM	0.20 MM	4000
53 GCORE_RT	0.3 MM	0.20 MM	4000
53 GCORE_VR_EN	0.3 MM	0.20 MM	4000
53 GCORE_COMP	0.3 MM	0.20 MM	4000
53 GCORE_FB	0.3 MM	0.20 MM	4000
53 GCORE_FBRTN	0.3 MM	0.20 MM	4000
53 GCORE_PMON	0.3 MM	0.20 MM	4000
53 GCORE_PMONFS	0.3 MM	0.20 MM	4000
53 GCORE_RPM	0.3 MM	0.20 MM	4000
53 GCORE_VRPM	0.3 MM	0.20 MM	4000
53 GCORE_FB_R	0.3 MM	0.20 MM	4000


ROUTE AS DIFF PAIR TO NB GFX VCC AND GND FOR REMOTE SENSING

Render VCore Supplies
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		53	73

1.5V/1.05V POWER SUPPLY

State	PM_SLP_S3_L	PP1V5_S0	PP1V05_S0
S0	HIGH	1.5V	1.05V
S3/S5/G3Hot	LOW	0.0V	0.00V




1.5V/1.05V Supplies
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		54	73

1.8V/0.9V POWER SUPPLY

State	PM_S4_STATE_L	PM_SLP_S3_L	PP1V8_S3	PP0V9_S0
S0	HIGH	HIGH	1.8V	0.9V
S3	HIGH	LOW	1.8V	0.0V
S5/G3Hot	LOW	LOW	0.0V	0.0V

$$V_{out} = 0.75V * (1 + R_a / R_b)$$



1.8V/0.9V Supplies
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT OF		73
NONE	55		

5V/3.3V POWER SUPPLY

State	SMC_PM_G2_EN	PP3V3_G3H	PP5V_S5	PP3V3_S5
G3H	LOW	3.3V	0.0V	0.0V
S0/S3/S5	HIGH	3.3V	5.0V	3.3V

$$V_{out} = 1V * (1 + R_a / R_b)$$

$$5.106V = 1V * (1 + 20K / 4.87K)$$




Routing Note:
The discharge path (VO1) should have a dedicated trace to the output cap;

Routing Note:
The discharge path (VO2) should have a dedicated trace to the output cap; separate from the output voltage sensing trace,

Routing Note:
put 6 vias under the thermal pad (pin 33)

PWM FREQ. = 280 kHz
MAX CURRENT = 6.0A
(inductor limited)

PWM FREQ. = 430 kHz
MAX CURRENT = 7.8A
(OCP setting limited)



Placement Note:
R7601, C7605 close to U7600 pin 20.
C7602 close to U7600 pin 22.
C7604 close to U7600 pin 21.
C7603 close to U7600 pin 19.
R7605, R7603 close to U7600.

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7682, C7680	KEMET T520V336M016AT0457610
128S0093	128S0092	?	C7640	KEMET T520V336M016AT0457610


5V/3.3V Supplies
 SYNC_MASTER=M70 SYNC_DATE=02/01/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SIZE	D	DRAWING NUMBER	051-7230	REV.	B.0.0
SCALE	NONE	SHT	56	OF	73

3.425V G3H SUPPLY

Supply needs to guarantee 3.31V delivered to SMC VRef generator



1.25V S0 REGULATOR




3.42V/1.25V Switcher
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		57	73

S3 FETS & S3/S5 CONTROL

5V/3.3V S5 RUN/SS CONTROL

1.8V S3 RUN/SS CONTROL



5V S3 FET

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.051 A

3.3V S3 FET


MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	65 mOhm @2.5V
LOADING	0.098 A

S3 FET & S3/S5 Control
 SYNC_MASTER=M70 SYNC_DATE=02/01/2007


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		58	73


PBUS SUPPLY / BATTERY CHARGER



AMON PULLDOWN LOGIC



APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHEET	OF	73
NONE	59		



LCD + CAMERA CONNECTOR


MIC CONNECTOR

APN: 518S0356

LVDS, Camera Conn. and ALS Conn.
 SYNC_MASTER=GPU SYNC_DATE=06/23/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	60		

SST8051 microcontroller for HDCP support



HDCP uController

SYNC_MASTER= SYNC_DATE=

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0
SCALE	SHT	OF
NONE	62	73

NB VIDEO ALIASES




Video Connectors

TMDS(MICRO DVI) INTERFACE
EXTERNAL VIDEO (VGA) INTERFACE

Isolation required for DVI power switch

A 1.3K OHM 1% RESISTOR IS REQUIRED BETWEEN CRT_IREF AND GROUND



PLACE THE RESISTOR CLOSE TO GMCH AND THE CAP NEAR CONNECTOR

PLACE THE RESISTOR CLOSE TO GMCH AND THE CAP NEAR THE CONNECTOR


These nets connect to RIO connector J4200

Place components near J4200 unless otherwise noted

DVI CONNECTIONS		
SYNC_MASTER=M70	SYNC_DATE=01/09/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	63		

LED Backlight Driver



LED Backlight Driver

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7230 B.0.0

SCALE NONE SHIT OF 73

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2



1

ADDITIONAL CPU VCORE HF DECOUPLING

40x 1uF 0402

ADDITIONAL GPU VCORE HF DECOUPLING

18x 1uF 0402



Additional CPU/GPU Decoupling

SYNC_MASTER- SYNC_DATE-


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0
SCALE	SHT	OF
NONE	65	73

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	ISL3, ISL10	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_4MIL	*	0.100 MM	?
FSB_9MIL	*	0.228 MM	?
FSB_DATA	*	=FSB_4MIL	?
FSB_DATA2DATA	*	=FSB_4MIL	?
FSB_DSTB	*	=FSB_9MIL	?
FSB_DATA2DSTB	*	=FSB_9MIL	?
FSB_ADDR	*	=FSB_4MIL	?
FSB_ADDR2ADDR	*	=FSB_4MIL	?
FSB_ADSTB	*	=FSB_9MIL	?
FSB_ADDR2ADSTB	*	=FSB_9MIL	?
FSB_COMMON	*	=FSB_4MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_2T01	*	=2:1_SPACING	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?
CPU_THERMD	*	25 MIL	?

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING		
FSB_COMMON	FSB_55S	FSB_COMMON		FSB ADS L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB BNR L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB BPRI L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB BREQ0 L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB DBSY L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB DEFER L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB DPWR L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB DRY L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB HIT L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB HITM L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB LOCK L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB RS L<2..0>	10 14
FSB_COMMON	FSB_55S	FSB_COMMON		FSB TRDY L	10 14
FSB_CPURST_1	FSB_55S	FSB_COMMON		FSB CPURST L	6 10 13 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA		FSB D L<15..0>	10 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA		FSB DINV L<0>	10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB		FSB DSTB L P<0>	10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB		FSB DSTB L N<0>	10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA		FSB D L<31..16>	10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA		FSB DINV L<1>	10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB		FSB DSTB L P<1>	10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB		FSB DSTB L N<1>	10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA		FSB D L<47..32>	10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA		FSB DINV L<2>	10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB		FSB DSTB L P<2>	10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB		FSB DSTB L N<2>	10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA		FSB D L<63..48>	10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA		FSB DINV L<3>	10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB		FSB DSTB L P<3>	10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB		FSB DSTB L N<3>	10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR		FSB A L<16..3>	10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR		FSB REQ L<4..0>	10 14
FSB_ADSTB0	FSB_55S	FSB_ADSTB		FSB ADSTB L<0>	10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR		FSB A L<35..17>	10 14
FSB_ADSTB1	FSB_55S	FSB_ADSTB		FSB ADSTB L<1>	10 14
CPU_IERR_1	CPU_55S			CPU IERR L	6 10
CPU_FERR_1	CPU_55S			CPU FERR L	6 10 23
CPU_PROCHOT_1	CPU_55S	CPU_2T01		CPU PROCHOT L	6 10 42 52
CPU_FWRGD	CPU_55S			CPU FWRGD	6 10 13 23
CPU_INTR	CPU_55S			CPU INTR	6 10 23
CPU_MMI	CPU_55S			CPU MMI	6 10 23
CPU_A20M_L	CPU_55S			CPU A20M L	6 10 23
CPU_DPSLP_L	CPU_55S			CPU DPSLP L	6 10 23
CPU_IGNNE_L	CPU_55S			CPU IGNNE L	6 10 23
CPU_INIT_L	CPU_55S			CPU INIT L	6 10 23
CPU_SMI_L	CPU_55S			CPU SMI L	6 10 23
CPU_STPCLK_L	CPU_55S			CPU STPCLK L	6 10 23
PM_THRMTRIP_1	CPU_55S	CPU_2T01		PM THRMTRIP L	6 10 16 23 42
FSB_CPUSLP_L	CPU_55S			FSB CPUSLP L	10 14
PM_DPRSPLVR	CPU_55S	CPU_2T01		PM DPRSLPVR	6 16 25 52
(See above)	CPU_55S	CPU_2T01		IMVP DPRSLPVR	6 52
CPU_BSEL0	CPU_55S	CPU_2T01		CPU BSEL<0>	6 10 30
(See above)	CPU_55S	CPU_2T01		NB BSEL<0>	6 7 13 16 30
CPU_BSEL1	CPU_55S	CPU_2T01		CPU BSEL<1>	6 10 30
(See above)	CPU_55S	CPU_2T01		NB BSEL<1>	6 7 13 16 30
CPU_BSEL2	CPU_55S	CPU_2T01		CPU BSEL<2>	6 10 30
(See above)	CPU_55S	CPU_2T01		NB BSEL<2>	6 7 13 16 30
CPU_DPRSTP_L	CPU_55S	CPU_2T01		CPU DPRSTP L	6 10 16 23 52
CPU_GTLREF	CPU_55S	CPU_GTLREF		CPU GTLREF	6 10
CPU_COMP	CPU_55S	CPU_COMP		CPU_COMP<3>	6 10
CPU_COMP	CPU_27P4S	CPU_COMP		CPU_COMP<2>	6 10
CPU_COMP	CPU_55S	CPU_COMP		CPU_COMP<1>	6 10
CPU_COMP	CPU_27P4S	CPU_COMP		CPU_COMP<0>	6 10
XDP_TDI	CPU_55S	CPU_ITP		XDP TDI	6 7 10 13
XDP_TDO	CPU_55S	CPU_ITP		XDP TDO	6 7 10 13
XDP_TMS	CPU_55S	CPU_ITP		XDP TMS	6 7 10 13
XDP_TCK	CPU_55S	CPU_ITP		XDP TCK	6 7 10 13
XDP_TRST_1	CPU_55S	CPU_ITP		XDP TRST L	6 7 10 13
XDP_BPM_1	CPU_55S	CPU_ITP		XDP BPM L<4..0>	6 7 10 13
XDP_BPM_15	CPU_55S	CPU_ITP		XDP BPM L<5>	6 7 10 13
CLK_FSB_100p	CLK_FSB			XDP CLK P	6 7 13 29 30 71
CLK_FSB_100p	CLK_FSB			XDP CLK N	6 7 13 29 30 71
(FSB_CPURST_1)	CPU_55S	CPU_ITP		XDP CPURST L	6 7 13
	CPU_55S	CPU_2T01		CPU VID<6..0>	6 11 12 52
	CPU_55S	CPU_2T01		IMVP6 VID<6..0>	12
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE		CPU VCCSENSE P	6 11 52
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE		CPU VCCSENSE N	6 11 52
	CPU_27P4S	CPU_VCCSENSE		IMVP6 VSEN P	6 52
	CPU_27P4S	CPU_VCCSENSE		IMVP6 VSEN N	6 52
CPU_THERMD	CPU_70p	CPU_THERMD		CPU THERMD P	6 10 46
CPU_THERMD	CPU_70p	CPU_THERMD		CPU THERMD N	6 10 46

CPU/FSB Constraints

SYNC_MASTER=T9 SYNC_DATE=01/30/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		66	73

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	?
PCIE_R2D_2_P2D	*	0.228 MM	?
PCIE_D2R_2_P2D	*	0.228 MM	?
PCIE_R2D_2_P2D	*	0.300 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_N2S_2_DMI_N2S	*	0.228 MM	?
DMI_S2N_2_DMI_S2N	*	0.228 MM	?
DMI_N2S_2_DMI_S2N	*	0.300 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_R2D	PCIE_R2D	*	PCIE_R2D_2_P2D
PCIE_D2R	PCIE_D2R	*	PCIE_D2R_2_P2D
PCIE_R2D	PCIE_D2R	*	PCIE_R2D_2_P2D

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_N2S	DMI_N2S	*	DMI_N2S_2_DMI_N2S
DMI_S2N	DMI_S2N	*	DMI_S2N_2_DMI_S2N
DMI_N2S	DMI_S2N	*	DMI_N2S_2_DMI_S2N

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_R2D	PWR	*	BUS2PWR_GND
PCIE_R2D	GND	*	BUS2PWR_GND
PCIE_D2R	PWR	*	BUS2PWR_GND
PCIE_D2R	GND	*	BUS2PWR_GND
DMI_N2S	PWR	*	BUS2PWR_GND
DMI_N2S	GND	*	BUS2PWR_GND
DMI_S2N	PWR	*	BUS2PWR_GND
DMI_S2N	GND	*	BUS2PWR_GND
LVDS	PWR	*	BUS2PWR_GND
LVDS	GND	*	BUS2PWR_GND
TMDS	PWR	*	BUS2PWR_GND
TMDS	GND	*	BUS2PWR_GND

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
PEG_R2D	PCIE_100D	PCIE_R2D	PEG_R2D P<15..0>
	PCIE_100D	PCIE_R2D	PEG_R2D N<15..0>
	PCIE_100D	PCIE_R2D	PEG_R2D C P<15..0>
	PCIE_100D	PCIE_R2D	PEG_R2D C N<15..0>
PEG_D2R	PCIE_100D	PCIE_D2R	PEG_D2R P<15..0>
	PCIE_100D	PCIE_D2R	PEG_D2R N<15..0>
	PCIE_100D	PCIE_D2R	PEG_D2R C P<15..0>
	PCIE_100D	PCIE_D2R	PEG_D2R C N<15..0>
DMI_N2S	DMI_100D	DMI_N2S	DMI_N2S P<3..0>
	DMI_100D	DMI_N2S	DMI_N2S N<3..0>
DMI_S2N	DMI_100D	DMI_S2N	DMI_S2N P<3..0>
	DMI_100D	DMI_S2N	DMI_S2N N<3..0>
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK P
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK N
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA P<2..0>
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA N<2..0>
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA F P<2..0>
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA F N<2..0>
LVDS_A_DATA3	LVDS_100D	LVDS	NC LVDS A DATA P3
LVDS_A_DATA3	LVDS_100D	LVDS	NC LVDS A DATA N3
LVDS_B_CLK	LVDS_100D	LVDS	NC LVDS B CLK P
LVDS_B_CLK	LVDS_100D	LVDS	NC LVDS B CLK N
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA P<2..0>
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA N<2..0>
LVDS_B_DATA3	LVDS_100D	LVDS	NC LVDS B DATA P3
LVDS_B_DATA3	LVDS_100D	LVDS	NC LVDS B DATA N3
LVDS_IBG	LVDS_100D	LVDS	LVDS IBG
CRT_TV0_IREF	CRT	CRT	CRT TV0 IREF
CRT_RED	CRT_50D	CRT	CRT RED
CRT_GREEN	CRT_50D	CRT	CRT GREEN
CRT_BLUE	CRT_50D	CRT	CRT BLUE
CRT_SYNC	CRT_55D	CRT_SYNC	CRT HSYNC R
CRT_SYNC	CRT_55D	CRT_SYNC	CRT VSYNC R
TV_A_DAC	CRT_50D	TVDAC	TV A DAC
TV_B_DAC	CRT_50D	TVDAC	TV B DAC
TV_C_DAC	CRT_50D	TVDAC	TV C DAC
EXT_COMEVID_B	CRT_50D	CRT	EXT COMEVID B
EXT_Y_G	CRT_50D	CRT	EXT Y_G
EXT_C_R	CRT_50D	CRT	EXT C_R
VGA_E	CRT_50D	CRT	VGA E
VGA_G	CRT_50D	CRT	VGA G
VGA_B	CRT_50D	CRT	VGA B
	PCIE_100D	PCIE_R2D	TMDS SDB P
	PCIE_100D	PCIE_R2D	TMDS SDB N
	PCIE_100D	PCIE_R2D	TMDS SDC P
	PCIE_100D	PCIE_R2D	TMDS SDC N
	PCIE_100D	PCIE_R2D	TMDS SDG P
	PCIE_100D	PCIE_R2D	TMDS SDG N
	PCIE_100D	PCIE_R2D	TMDS SDR P
	PCIE_100D	PCIE_R2D	TMDS SDR N
	TMDS_100D	TMDS	TMDS TX CLK P
	TMDS_100D	TMDS	TMDS TX CLK N
	PCIE_100D	PCIE_D2R	TMDS INT P
	PCIE_100D	PCIE_D2R	TMDS INT N
	TMDS_100D	TMDS	TMDS TX_CONN CLK P
	TMDS_100D	TMDS	TMDS TX_CONN CLK N
	TMDS_100D	TMDS	TMDS CONN P<3..0>
	TMDS_100D	TMDS	TMDS CONN N<3..0>
	TMDS_100D	TMDS	TMDS TX P<3..0>
	TMDS_100D	TMDS	TMDS TX N<3..0>
	SBG_55D	SBG	TMDS DDC_SCL
	SBG_55D	SBG	TMDS DDC_SDA

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CRT_50D	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CRT_55D	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TMDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	20 MIL	?
CRT	*	25 MIL	?
CRT_2CRT	*	20 MIL	?
CRT_SYNC	*	25 MIL	?
CRT_SYNC2SYNC	*	20 MIL	?
TVDAC	*	25 MIL	?
TVDAC_2TVDAC	*	20 MIL	?
LVDS2LVDS	*	0.300 MM	?
TMDS	*	20 MIL	?

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	CRT	*	CRT_2CRT
CRT_SYNC	CRT_SYNC	*	CRT_SYNC2SYNC
TVDAC	TVDAC	*	TVDAC_2TVDAC
LVDS	LVDS	*	LVDS2LVDS

LVDS signals are 100-ohm +/- 20% differential impedance.
 CRT & TVDAC signal single-ended impedance varies by location:
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.
 - 50-ohm +/- 15% from first to second termination resistor.
 - 55-ohm +/- 15% from second termination resistor to connector.
 CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

NB Constraints

SYNC_MASTER=T9 SYNC_DATE=01/30/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	67		

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	ISL3, ISL10	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_87D	*	=87_OHM_DIFF	=87_OHM_DIFF	=87_OHM_DIFF	=87_OHM_DIFF	=87_OHM_DIFF	=87_OHM_DIFF
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK2MEM	*	=2.28:1_SPACING	?	MEM_CLK	GND	*	GND_P2MM
MEM_CTRL2CTRL	*	=1:1_SPACING	?	MEM_CMD	GND	*	GND_P2MM
MEM_CTRL2MEM	*	=2.28:1_SPACING	?	MEM_DATA	GND	*	GND_P2MM
MEM_CMD2CMD	*	=1:1_SPACING	?	MEM_DQS	GND	*	GND_P2MM
MEM_CMD2MEM	*	=2.28:1_SPACING	?	MEM_CLK	PP1V8_MEM	*	PWR_P2MM
MEM_DATA2DATA	*	=1:1_SPACING	?	MEM_CTRL	PP1V8_MEM	*	PWR_P2MM
MEM_DATA2MEM	*	=2.28:1_SPACING	?	MEM_DATA	PP1V8_MEM	*	PWR_P2MM
MEM_DQS2MEM	*	=2.28:1_SPACING	?	MEM_DQS	PP1V8_MEM	*	PWR_P2MM
MEM_2OTHER	*	25 MIL	?	MEM_CMD	PP1V8_MEM	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

PP0V9_S3M MEM NBVREFB	NET_SPACING_TYPE=NB_STATIC	8 16 21
PP0V9_S3M MEM NBVREFA	NET_SPACING_TYPE=NB_STATIC	8 16 21
NB VCCSM LF1	NET_SPACING_TYPE=NB_STATIC	6 18
NB VCCSM LF2	NET_SPACING_TYPE=NB_STATIC	6 18
NB VCCSM LF3	NET_SPACING_TYPE=NB_STATIC	6 18
NB VCCSM LF4	NET_SPACING_TYPE=NB_STATIC	6 18
NB VCCSM LF5	NET_SPACING_TYPE=NB_STATIC	6 18
NB VCCSM LF6	NET_SPACING_TYPE=NB_STATIC	6 18
NB VCCSM LF7	NET_SPACING_TYPE=NB_STATIC	6 18
PP1V8_S3	NET_SPACING_TYPE=PP1V8_MEM	8, 9, 16 18 21 31 32 34 35 51
GND	NET_SPACING_TYPE=GND	

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_87D	MEM_CLK	MEM_CLK	MEM_CLK P<2..0>	16 31 33
MEM_87D	MEM_CLK	MEM_CLK	MEM_CLK N<2..0>	16 31 33
MEM_45S	MEM_CTRL	MEM_CTRL	MEM_CKE<1..0>	16 31 33
MEM_45S	MEM_CTRL	MEM_CTRL	MEM_CS L<1..0>	16 31 33
MEM_45S	MEM_CTRL	MEM_CTRL	MEM_ODT<1..0>	6 16 31 33
MEM_A_CMD	MEM_CMD	MEM_CMD	MEM A A<13..0>	17 31 33
MEM_A_CMD	MEM_CMD	MEM_CMD	MEM A BS<2..0>	17 31 33
MEM_A_CMD	MEM_CMD	MEM_CMD	MEM A RAS L	17 31 33
MEM_A_CMD	MEM_CMD	MEM_CMD	MEM A CAS L	17 31 33
MEM_A_CMD	MEM_CMD	MEM_CMD	MEM A WE L	17 31 33
MEM_A_DO_BYTE0	MEM_DATA	MEM_DATA	MEM A DQ<7..0>	17 31
MEM_A_DO_BYTE1	MEM_DATA	MEM_DATA	MEM A DQ<15..8>	17 31
MEM_A_DO_BYTE2	MEM_DATA	MEM_DATA	MEM A DQ<23..16>	17 31
MEM_A_DO_BYTE3	MEM_DATA	MEM_DATA	MEM A DQ<31..24>	17 31
MEM_A_DO_BYTE4	MEM_DATA	MEM_DATA	MEM A DQ<39..32>	17 31
MEM_A_DO_BYTE5	MEM_DATA	MEM_DATA	MEM A DQ<47..40>	17 31
MEM_A_DO_BYTE6	MEM_DATA	MEM_DATA	MEM A DQ<55..48>	17 31
MEM_A_DO_BYTE7	MEM_DATA	MEM_DATA	MEM A DQ<63..56>	17 31
MEM_A_DM0	MEM_DATA	MEM_DATA	MEM A DM<0>	17 31
MEM_A_DM1	MEM_DATA	MEM_DATA	MEM A DM<1>	17 31
MEM_A_DM2	MEM_DATA	MEM_DATA	MEM A DM<2>	17 31
MEM_A_DM3	MEM_DATA	MEM_DATA	MEM A DM<3>	17 31
MEM_A_DM4	MEM_DATA	MEM_DATA	MEM A DM<4>	17 31
MEM_A_DM5	MEM_DATA	MEM_DATA	MEM A DM<5>	17 31
MEM_A_DM6	MEM_DATA	MEM_DATA	MEM A DM<6>	17 31
MEM_A_DM7	MEM_DATA	MEM_DATA	MEM A DM<7>	17 31
MEM_A_DQS0	MEM_DQS	MEM_DQS	MEM A DQS P<0>	17 31
MEM_A_DQS1	MEM_DQS	MEM_DQS	MEM A DQS N<0>	17 31
MEM_A_DQS2	MEM_DQS	MEM_DQS	MEM A DQS P<1>	17 31
MEM_A_DQS3	MEM_DQS	MEM_DQS	MEM A DQS N<1>	17 31
MEM_A_DQS4	MEM_DQS	MEM_DQS	MEM A DQS P<2>	17 31
MEM_A_DQS5	MEM_DQS	MEM_DQS	MEM A DQS N<2>	17 31
MEM_A_DQS6	MEM_DQS	MEM_DQS	MEM A DQS P<3>	17 31
MEM_A_DQS7	MEM_DQS	MEM_DQS	MEM A DQS N<3>	17 31
MEM_A_DQS8	MEM_DQS	MEM_DQS	MEM A DQS P<4>	17 31
MEM_A_DQS9	MEM_DQS	MEM_DQS	MEM A DQS N<4>	17 31
MEM_A_DQS10	MEM_DQS	MEM_DQS	MEM A DQS P<5>	17 31
MEM_A_DQS11	MEM_DQS	MEM_DQS	MEM A DQS N<5>	17 31
MEM_A_DQS12	MEM_DQS	MEM_DQS	MEM A DQS P<6>	17 31
MEM_A_DQS13	MEM_DQS	MEM_DQS	MEM A DQS N<6>	17 31
MEM_A_DQS14	MEM_DQS	MEM_DQS	MEM A DQS P<7>	17 31
MEM_A_DQS15	MEM_DQS	MEM_DQS	MEM A DQS N<7>	17 31
MEM_87D	MEM_CLK	MEM_CLK	MEM_CLK P<5..3>	16 32 33
MEM_87D	MEM_CLK	MEM_CLK	MEM_CLK N<5..3>	16 32 33
MEM_45S	MEM_CTRL	MEM_CTRL	MEM_CKE<4..3>	16 32 33
MEM_45S	MEM_CTRL	MEM_CTRL	MEM CS L<3..2>	16 32 33
MEM_45S	MEM_CTRL	MEM_CTRL	MEM_ODT<3..2>	6 16 32 33
MEM_B_CMD	MEM_CMD	MEM_CMD	MEM B A<13..0>	17 32 33
MEM_B_CMD	MEM_CMD	MEM_CMD	MEM B BS<2..0>	17 32 33
MEM_B_CMD	MEM_CMD	MEM_CMD	MEM B RAS L	17 32 33
MEM_B_CMD	MEM_CMD	MEM_CMD	MEM B CAS L	17 32 33
MEM_B_CMD	MEM_CMD	MEM_CMD	MEM B WE L	17 32 33
MEM_B_DO_BYTE0	MEM_DATA	MEM_DATA	MEM B DQ<7..0>	17 32
MEM_B_DO_BYTE1	MEM_DATA	MEM_DATA	MEM B DQ<15..8>	17 32
MEM_B_DO_BYTE2	MEM_DATA	MEM_DATA	MEM B DQ<23..16>	17 32
MEM_B_DO_BYTE3	MEM_DATA	MEM_DATA	MEM B DQ<31..24>	17 32
MEM_B_DO_BYTE4	MEM_DATA	MEM_DATA	MEM B DQ<39..32>	17 32
MEM_B_DO_BYTE5	MEM_DATA	MEM_DATA	MEM B DQ<47..40>	17 32
MEM_B_DO_BYTE6	MEM_DATA	MEM_DATA	MEM B DQ<55..48>	17 32
MEM_B_DO_BYTE7	MEM_DATA	MEM_DATA	MEM B DQ<63..56>	17 32
MEM_B_DM0	MEM_DATA	MEM_DATA	MEM B DM<0>	17 32
MEM_B_DM1	MEM_DATA	MEM_DATA	MEM B DM<1>	17 32
MEM_B_DM2	MEM_DATA	MEM_DATA	MEM B DM<2>	17 32
MEM_B_DM3	MEM_DATA	MEM_DATA	MEM B DM<3>	17 32
MEM_B_DM4	MEM_DATA	MEM_DATA	MEM B DM<4>	17 32
MEM_B_DM5	MEM_DATA	MEM_DATA	MEM B DM<5>	17 32
MEM_B_DM6	MEM_DATA	MEM_DATA	MEM B DM<6>	17 32
MEM_B_DM7	MEM_DATA	MEM_DATA	MEM B DM<7>	17 32
MEM_B_DQS0	MEM_DQS	MEM_DQS	MEM B DQS P<0>	17 32
MEM_B_DQS1	MEM_DQS	MEM_DQS	MEM B DQS N<0>	17 32
MEM_B_DQS2	MEM_DQS	MEM_DQS	MEM B DQS P<1>	17 32
MEM_B_DQS3	MEM_DQS	MEM_DQS	MEM B DQS N<1>	17 32
MEM_B_DQS4	MEM_DQS	MEM_DQS	MEM B DQS P<2>	17 32
MEM_B_DQS5	MEM_DQS	MEM_DQS	MEM B DQS N<2>	17 32
MEM_B_DQS6	MEM_DQS	MEM_DQS	MEM B DQS P<3>	17 32
MEM_B_DQS7	MEM_DQS	MEM_DQS	MEM B DQS N<3>	17 32
MEM_B_DQS8	MEM_DQS	MEM_DQS	MEM B DQS P<4>	17 32
MEM_B_DQS9	MEM_DQS	MEM_DQS	MEM B DQS N<4>	17 32
MEM_B_DQS10	MEM_DQS	MEM_DQS	MEM B DQS P<5>	17 32
MEM_B_DQS11	MEM_DQS	MEM_DQS	MEM B DQS N<5>	17 32
MEM_B_DQS12	MEM_DQS	MEM_DQS	MEM B DQS P<6>	17 32
MEM_B_DQS13	MEM_DQS	MEM_DQS	MEM B DQS N<6>	17 32
MEM_B_DQS14	MEM_DQS	MEM_DQS	MEM B DQS P<7>	17 32
MEM_B_DQS15	MEM_DQS	MEM_DQS	MEM B DQS N<7>	17 32

Memory Constraints

SYNC_MASTER=T9 SYNC_DATE=01/30/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_60S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	20 MIL	?
USB_2CLK	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	PWR	*	BUS2PWR_GND
USB	GND	*	BUS2PWR_GND

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SIZE	REV.
	PHYSICAL	SPACING		
IDE_PDD	IDE_55S	IDE	IDE_PDD<15..0>	6 23 38
IDE_PDA	IDE_55S	IDE	IDE_PDA<2..0>	6 23 38
IDE_PDCS1_L	IDE_55S	IDE	IDE_PDCS1_L	6 23 38
IDE_PDCS1_R	IDE_55S	IDE	IDE_PDCS1_R	6 23 38
IDE_PDCS2_L	IDE_55S	IDE	IDE_PDCS2_L	6 23 38
IDE_PDCS2_R	IDE_55S	IDE	IDE_PDCS2_R	6 23 38
IDE_PDIOW_L	IDE_55S	IDE	IDE_PDIOW_L	6 23 38
IDE_PDIOW_R	IDE_55S	IDE	IDE_PDIOW_R	6 23 38
IDE_PDIOR_L	IDE_55S	IDE	IDE_PDIOR_L	6 23 38
IDE_PDIOR_R	IDE_55S	IDE	IDE_PDIOR_R	6 23 38
IDE_PDDACK_L	IDE_55S	IDE	IDE_PDDACK_L	6 23 38
IDE_PDDACK_R	IDE_55S	IDE	IDE_PDDACK_R	6 23 38
IDE_PDBREQ	IDE_55S	IDE	IDE_PDBREQ	6 23 38
IDE_PDIORDY	IDE_55S	IDE	IDE_PDIORDY	6 23 38
IDE_IROL14	IDE_55S	IDE	IDE_IROL14	6 23 38
IDE_RST_L	IDE_55S	IDE	ODD_RST_5VTOL_L	6 23 38
IDE_RST_R	IDE_55S	IDE	ODD_RST_5VTOL_R	6 23 38
SATA_A_R2D	SATA_100D	SATA	NC SATA A R2D C P	9 23
SATA_A_R2D	SATA_100D	SATA	NC SATA A R2D C N	9 23
SATA_A_R2D	SATA_100D	SATA	SATA A R2D P	9 23
SATA_A_R2D	SATA_100D	SATA	SATA A R2D N	9 23
SATA_A_D2R	SATA_100D	GND	NC SATA A D2R P	9
SATA_A_D2R	SATA_100D	GND	NC SATA A D2R N	9
SATA_A_D2R	SATA_100D	SATA	SATA A D2R C P	9
SATA_A_D2R	SATA_100D	SATA	SATA A D2R C N	9
SATA_B_R2D	SATA_100D	SATA	NC SATA B R2D C P	9 23
SATA_B_R2D	SATA_100D	SATA	NC SATA B R2D C N	9 23
SATA_B_R2D	SATA_100D	SATA	SATA B R2D P	9 23
SATA_B_R2D	SATA_100D	SATA	SATA B R2D N	9 23
SATA_B_D2R	SATA_100D	GND	NC SATA B D2R P	9
SATA_B_D2R	SATA_100D	GND	NC SATA B D2R N	9
SATA_B_D2R	SATA_100D	SATA	SATA B D2R C P	9
SATA_B_D2R	SATA_100D	SATA	SATA B D2R C N	9
SATA_C_R2D	SATA_100D	SATA	NC SATA C R2D C P	9 23
SATA_C_R2D	SATA_100D	SATA	NC SATA C R2D C N	9 23
SATA_C_R2D	SATA_100D	SATA	SATA C R2D P	9 23
SATA_C_R2D	SATA_100D	SATA	SATA C R2D N	9 23
SATA_C_D2R	SATA_100D	GND	NC SATA C D2R P	9
SATA_C_D2R	SATA_100D	GND	NC SATA C D2R N	9
SATA_C_D2R	SATA_100D	SATA	SATA C D2R C P	9
SATA_C_D2R	SATA_100D	SATA	SATA C D2R C N	9
SATA_RBIA5	SATA_55S	SATA	SATA RBIA5	6 23 37
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	6 7 9 23 37
HDA_BIT_CLK_R	HDA_55S	HDA	HDA_BIT_CLK_R	6 23
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	6 7 9 23 37
HDA_SYNC_R	HDA_55S	HDA	HDA_SYNC_R	6 23
HDA_RST_L	HDA_55S	HDA	HDA_RST_L	6 7 9 23 37
HDA_RST_R	HDA_55S	HDA	HDA_RST_R	6 23
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	6 7 9 23 37
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN_CODEC	6 7 9 23 37
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	6 7 9 23 37
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT_R	6 23
USB_EXTA	USB_90D	USB	USB2_EXTA_P	6 9 24 39
USB_EXTA	USB_90D	USB	USB2_EXTA_N	6 9 24 39
USB_EXTA	USB_90D	USB	USB2_MUXED_EXTA_N	6 9 39
USB_EXTA	USB_90D	USB	USB2_MUXED_EXTA_P	6 9 39
USB_MINI	USB_90D	USB	USB2_AIRPORT_P	6 9 24 36
USB_MINI	USB_90D	USB	USB2_AIRPORT_N	6 9 24 36
USB_EXTD	USB_90D	USB	TP_USB2_3G_P	9 24
USB_EXTD	USB_90D	USB	TP_USB2_3G_N	9 24
USB_CAMERA	USB_90D	USB	USB2_CAMERA_P	6 9 24 60
USB_CAMERA	USB_90D	USB	USB2_CAMERA_N	6 9 24 60
USB_BT	USB_90D	USB	NC_USB_BT_P	9 24
USB_BT	USB_90D	USB	NC_USB_BT_N	9 24
USB_TPAD	USB_90D	USB	USB2_WSPRING_P	6 7 9 24 40
USB_TPAD	USB_90D	USB	USB2_WSPRING_N	6 7 9 24 40
USB_IR	USB_90D	USB	USB_IR_P	6 7 9 24 40
USB_IR	USB_90D	USB	USB_IR_N	6 7 9 24 40
USB_EXTB	USB_90D	USB	NC_USB2_EXTB_P	9 24
USB_EXTB	USB_90D	USB	NC_USB2_EXTB_N	9 24
USB_EXCARD	USB_90D	USB	TP_USB_EXCARD_P	9 24
USB_EXCARD	USB_90D	USB	TP_USB_EXCARD_N	9 24
USB_EXTC	USB_90D	USB	TP_USB_EXTC_P	9 24
USB_EXTC	USB_90D	USB	TP_USB_EXTC_N	9 24
USB_AIRPORT_P_F	USB_90D	USB	USB2_AIRPORT_P_F	6 36
USB_AIRPORT_N_F	USB_90D	USB	USB2_AIRPORT_N_F	6 36
USB_CAMERA_F_P	USB_90D	USB	USB2_CAMERA_F_P	6 7 60
USB_CAMERA_F_N	USB_90D	USB	USB2_CAMERA_F_N	6 7 60
USB_EXTA_F_P	USB_90D	USB	USB2_EXTA_F_P	6 7 37 39
USB_EXTA_F_N	USB_90D	USB	USB2_EXTA_F_N	6 7 37 39
USB_3G_F_P	USB_90D	USB	USB2_3G_F_P	6 7 37 39
USB_3G_F_N	USB_90D	USB	USB2_3G_F_N	6 7 37 39
USB_RBIA5	USB_60S	USB	USB_RBIA5	6 24
SMB_SB_SCL	SMB_55S	SMB	SMBUS_SB_SCL	6 25 29 44
SMB_SB_SDA	SMB_55S	SMB	SMBUS_SB_SDA	6 25 29 44
SMB_SB_ME_SCL	SMB_55S	SMB	SMBUS_SB_ME_SCL	6 25 44
SMB_SB_ME_SDA	SMB_55S	SMB	SMBUS_SB_ME_SDA	6 25 44
SPI_SCLK_R	SPI_55S	SPI	SPI_SCLK_R	6 24 49
SPI_SCLK_R	SPI_55S	SPI	SPI_SCLK	6 24 49
SPI_SCLK_R	SPI_55S	SPI	SPI_A_SCLK_R	6 43 49
SPI_SCLK_R	SPI_55S	SPI	SPI_B_SCLK_R	6 43 49
SPI_SI_R	SPI_55S	SPI	SPI_SI_R	6 24 49
SPI_SI_R	SPI_55S	SPI	SPI_SI	6 24 49
SPI_SI_R	SPI_55S	SPI	SPI_A_SI_R	6 43 49
SPI_SI_R	SPI_55S	SPI	SPI_B_SI_R	6 43 49
SPI_SO	SPI_55S	SPI	SPI_SO	6 24 43 49
SPI_SO	SPI_55S	SPI	SPI_A_SO	6 49
SPI_SO	SPI_55S	SPI	SPI_B_SO	6 49
SPI_SO	SPI_55S	SPI	SPI_A_SO_R	6 49
SPI_SO	SPI_55S	SPI	SPI_B_SO_R	6 49
SPI_CE_R_L<0>	SPI_55S	SPI	SPI_CE_R_L<0>	6 24 49
SPI_CE_R_L<0>	SPI_55S	SPI	SPI_CE_R_L<0>	6 43 49
SPI_CE_R_L<1>	SPI_55S	SPI	SPI_CE_R_L<1>	6 24 43
SPI_CE_R_L<1>	SPI_55S	SPI	SPI_CE_R_L<1>	6 24 43

SB Constraints (1 of 2)
 SYNC_MASTER=T9 SYNC_DATE=01/30/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	D	DRAWING NUMBER	REV.
	NONE	051-7230	B.0.0
SCALE	SHT	OF	
NONE	69	73	



APPLE INC.

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?
PCIE_R2D	*	=PCIE	?
PCIE_D2R	*	=PCIE	?
PCIE_9MIL	*	0.228 MM	?
PCIE_12MIL	*	0.300 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_R2D	PCIE_R2D	*	PCIE_9MIL
PCIE_D2R	PCIE_D2R	*	PCIE_9MIL
PCIE_D2R	PCIE_R2D	*	PCIE_12MIL

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Platform LAN (Nineveh) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LAN_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
GLAN_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CLK	*	=2.5:1_SPACING	?
ENET_GLAN	*	20 MILS	?
ENET_LAN	*	=1.5:1_SPACING	?
ENET_MDI	*	25 MILS	?

DG says 30 mils min separation.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	=STANDARD	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PCI_AD<18..0>	PCI_55S	PCI	PCI_AD<18..0>	9
NC_PCI_AD<19>	PCI_55S	PCI	NC_PCI_AD<19>	9 24
NC_PCI_AD<20>	PCI_55S	PCI	NC_PCI_AD<20>	9 24
PCI_AD<31..21>	PCI_55S	PCI	PCI_AD<31..21>	9
NC_PCI_PAR	PCI_55S	PCI	NC_PCI_PAR	9 24
PCI_C_BE L<3..0>	PCI_55S	PCI	PCI_C_BE L<3..0>	9
PCI_IRDY L	PCI_55S	PCI	PCI_IRDY L	6 24
PCI_DEVSEL L	PCI_55S	PCI	PCI_DEVSEL L	6 24
PCI_PERR L	PCI_55S	PCI	PCI_PERR L	6 24
PCI_LOCK L	PCI_55S	PCI	PCI_LOCK L	6 24
PCI_SERR L	PCI_55S	PCI	PCI_SERR L	6 24
PCI_STOP L	PCI_55S	PCI	PCI_STOP L	6 24
PCI_TRDY L	PCI_55S	PCI	PCI_TRDY L	6 24
PCI_FRAME L	PCI_55S	PCI	PCI_FRAME L	6 24
PCI_FW_REQ L	PCI_55S	PCI	PCI_FW_REQ L	6 24
PCI_FW_GNT L	PCI_55S	PCI	PCI_FW_GNT L	6 24
PCI_REQ1 L	PCI_55S	PCI	PCI_REQ1 L	6 24
PCI_GNT1 L	PCI_55S	PCI	PCI_GNT1 L	6 24
PCI_REQ2 L	PCI_55S	PCI	PCI_REQ2 L	6 24
PCI_GNT2 L	PCI_55S	PCI	PCI_GNT2 L	6 24
INT_PIOQA L	PCI_55S	PCI	INT_PIOQA L	6 24
INT_PIOB L	PCI_55S	PCI	INT_PIOB L	6 24
INT_PIOC L	PCI_55S	PCI	INT_PIOC L	6 24
INT_PIOD L	PCI_55S	PCI	INT_PIOD L	6 24
INT_PIOE L	PCI_55S	PCI	INT_PIOE L	6 24
PCI_A_R2D C P	PCIE_100D	PCIE_R2D	PCIE A R2D C P	6 24 36
PCIE A R2D C N	PCIE_100D	PCIE_R2D	PCIE A R2D C N	6 24 36
PCIE A D2R P	PCIE_100D	PCIE_D2R	PCIE A D2R P	6 24 36
PCIE A D2R N	PCIE_100D	PCIE_D2R	PCIE A D2R N	6 24 36
PCIE_B_R2D C P	PCIE_100D	PCIE_R2D	PCIE B R2D C P	6 24 36
PCIE B R2D C N	PCIE_100D	PCIE_R2D	PCIE B R2D C N	6 24 36
PCIE B D2R P	PCIE_100D	PCIE_D2R	PCIE B D2R P	6 24 36
PCIE B D2R N	PCIE_100D	PCIE_D2R	PCIE B D2R N	6 24 36
PCIE_EXCARD R2D C P			PCIE EXCARD R2D C P	
PCIE_EXCARD R2D C N			PCIE EXCARD R2D C N	
PCIE_EXCARD D2R P			PCIE EXCARD D2R P	
PCIE_EXCARD D2R N			PCIE EXCARD D2R N	
PCIE_FW_R2D C P			PCIE FW R2D C P	
PCIE_FW_R2D C N			PCIE FW R2D C N	
PCIE_FW_D2R P			PCIE FW D2R P	
PCIE_FW_D2R N			PCIE FW D2R N	
PCIE_E_R2D C P	PCIE_100D	PCIE_R2D	PCIE E R2D C P	6 24 36
PCIE E R2D C N	PCIE_100D	PCIE_R2D	PCIE E R2D C N	6 24 36
PCIE E D2R P	PCIE_100D	PCIE_D2R	PCIE E D2R P	6 24 36
PCIE E D2R N	PCIE_100D	PCIE_D2R	PCIE E D2R N	6 24 36
PCIE_ENET R2D C P			PCIE ENET R2D C P	
PCIE ENET R2D C N			PCIE ENET R2D C N	
PCIE ENET D2R P			PCIE ENET D2R P	
PCIE ENET D2R N			PCIE ENET D2R N	
GLAN_COMP			GLAN COMP	6 23
NINEVEH_KBIAS P			NINEVEH KBIAS P	
NINEVEH_RBIAS			NINEVEH RBIAS	
(PCIE_ENET_R2D)	GLAN_100D	ENET_GLAN	ENET GLAN R2D P	
(PCIE_ENET_D2R)	GLAN_100D	ENET_GLAN	ENET GLAN R2D N	
(PCIE_ENET_D2R)	GLAN_100D	ENET_GLAN	ENET GLAN D2R C P	
(PCIE_ENET_D2R)	GLAN_100D	ENET_GLAN	ENET GLAN D2R C N	
LAN_RSTSYNC	LAN_55S	ENET_LAN	LAN_RSTSYNC	
LAN_R2D<2..0>	LAN_55S	ENET_LAN	LAN R2D<2..0>	
LAN_D2R<2..0>	LAN_55S	ENET_LAN	LAN D2R<2..0>	
ENET_GLAN_CLK_R	LAN_55S	ENET_CLK	ENET_GLAN_CLK_R	
ENET_GLAN_CLK	LAN_55S	ENET_CLK	ENET_GLAN_CLK	
ENET_MDI P<0>	ENET_100D	ENET_MDI	ENET MDI P<0>	
ENET MDI N<0>	ENET_100D	ENET_MDI	ENET MDI N<0>	
ENET MDI P<1>	ENET_100D	ENET_MDI	ENET MDI P<1>	
ENET MDI N<1>	ENET_100D	ENET_MDI	ENET MDI N<1>	
ENET MDI P<2>	ENET_100D	ENET_MDI	ENET MDI P<2>	
ENET MDI N<2>	ENET_100D	ENET_MDI	ENET MDI N<2>	
ENET MDI P<3>	ENET_100D	ENET_MDI	ENET MDI P<3>	
ENET MDI N<3>	ENET_100D	ENET_MDI	ENET MDI N<3>	
CLINK_NB_CLK	CLINK_55S	CLINK	CLINK_NB_CLK	6 16 25
CLINK_NB_DATA	CLINK_55S	CLINK	CLINK_NB_DATA	6 16 25
CLINK_NB_RESET L	CLINK_55S	CLINK	CLINK_NB_RESET L	6 16 25
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN	
CLINK_WLAN_DATA	CLINK_55S	CLINK	CLINK_WLAN_DATA	
CLINK_WLAN_RESET L	CLINK_55S	CLINK	CLINK_WLAN_RESET L	
NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB CLINK VREF	6 16
SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB CLINK VREF0	6 25
SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB CLINK VREF1	6 25

SB Constraints (2 of 2)
 SYNC_MASTER=T9 SYNC_DATE=01/30/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-7230	B.0.0
	SHT	OF	
	70	73	

Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	?
CLK_PCIE	*	20 MIL	?
CLK_MED	*	20 MIL	?
CLK_SLOW	*	10 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	PWR	*	BUS2PWR_GND
CLK_FSB	GND	*	BUS2PWR_GND
CLK_PCIE	PWR	*	BUS2PWR_GND
CLK_PCIE	GND	*	BUS2PWR_GND
CLK_MED	PWR	*	BUS2PWR_GND
CLK_MED	GND	*	BUS2PWR_GND

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
CK505_CPU	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_P	6 10 29 30 71
CK505_CPU	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_N	6 10 29 30 71
CK505_NB	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_P	6 14 29 30 71
CK505_NB	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_N	6 14 29 30 71
CK505_ITP	CLK_FSB_100D	CLK_FSB	XDP_CLK_P	6 7 13 29 30 66 71
CK505_ITP	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	6 7 13 29 30 66 71
CK505_PCIE0	CLK_MPD_55S	CLK_MPD	CK505_PCIE0_CLK_ITPEN	
CK505_PCIE1	CLK_MPD_55S	CLK_MPD	CK505_PCIE1_CLK	6 29 30
CK505_PCIE2	CLK_MPD_55S	CLK_MPD	CK505_PCIE2_CLK	
CK505_PCIE3	CLK_MPD_55S	CLK_MPD	CK505_PCIE3_CLK	6 29 30
CK505_PCIE4	CLK_MPD_55S	CLK_MPD	CK505_PCIE4_CLK	
CK505_PCIE5	CLK_MPD_55S	CLK_MPD	CK505_PCIE5_CLK_FCTSEL	
(CPU_BSEL0)	CLK_MPD_55S	CLK_MPD	CK505_48M_FSA	
(CPU_BSEL2)	CLK_MPD_55S	CLK_MPD	CK505_REF0_FSC	
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_P	6 9 16 29 30 71
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_N	6 9 16 29 30 71
CK505_DPLSS	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLSS_P	6 9 16 29 30 71
CK505_DPLSS	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLSS_N	6 9 16 29 30 71
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_P	
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_N	
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_P	6 24 29 30 71
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_N	6 24 29 30 71
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_P	
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_N	
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_P	
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_N	
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_P	6 16 29 30 71
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_N	6 16 29 30 71
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	6 29 30 36 71
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N	6 29 30 36 71
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_P	
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_N	
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_P	
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_N	
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_P	6 10 29 30 71
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_N	6 10 29 30 71
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_P	6 14 29 30 71
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_N	6 14 29 30 71
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_P	6 7 13 29 30 66 71
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	6 7 13 29 30 66 71
(CK505_PCIE0)	CLK_MPD_55S	CLK_MPD	PCI_CLK33M_LPCPLUS	6 30 43
(CK505_PCIE1)	CLK_MPD_55S	CLK_MPD	PCI_CLK33M_SB	6 24 30
(CK505_PCIE1)	CLK_MPD_55S	CLK_MPD	PCI_CLK33M_FW	
(CK505_PCIE2)	CLK_MPD_55S	CLK_MPD	PCI_CLK33M_TPM	
(CK505_PCIE3)	CLK_MPD_55S	CLK_MPD	PCI_CLK33M_SMC	6 30 41
(CK505_PCIE4)	CLK_MPD_55S	CLK_MPD	CK505_PCIE4 is project-specific	
(CK505_PCIE5)	CLK_MPD_55S	CLK_MPD	CK505_PCIE5 is project-specific	
(CPU_BSEL0)	CLK_MPD_55S	CLK_MPD	SB_CLK48M_USBCTRL	6 25 30
(CPU_BSEL2)	CLK_MPD_55S	CLK_MPD	SB_CLK14P3M_TIMER	6 25 30
(CPU_BSEL0)	CLK_MPD_55S	CLK_MPD	CK505_FSA	6 30
(CPU_BSEL2)	CLK_MPD_55S	CLK_MPD	CK505_FSC	6 30
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_P	6 9 16 29 30 71
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_N	6 9 16 29 30 71
CK505_DPLSS	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLSS_P	6 9 16 29 30 71
CK505_DPLSS	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLSS_N	6 9 16 29 30 71
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_P	
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_N	
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_P	6 24 29 30 71
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_N	6 24 29 30 71
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_P	
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_N	
CK505_SRC4	SATA_100D	GND	SB_CLK100M_SATA_P	
CK505_SRC4	SATA_100D	GND	SB_CLK100M_SATA_N	
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_P	6 16 29 30 71
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_N	6 16 29 30 71
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	6 29 30 36 71
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N	6 29 30 36 71
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7 is project-specific	
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_P	
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_N	

SMC SMC Net Properties


ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
SMBUS_SMC_A_S3_SCL	SMB_55S	SMB	SMBUS_SMC_A_S3_SCL	6 7 36 40 41 44
SMBUS_SMC_A_S3_SDA	SMB_55S	SMB	SMBUS_SMC_A_S3_SDA	6 7 36 40 41 44
SMBUS_SMC_B_S0_SCL	SMB_55S	SMB	SMBUS_SMC_B_S0_SCL	
SMBUS_SMC_B_S0_SDA	SMB_55S	SMB	SMBUS_SMC_B_S0_SDA	
SMBUS_SMC_O_S0_SCL	SMB_55S	SMB	SMBUS_SMC_O_S0_SCL	6 7 41 44 50
SMBUS_SMC_O_S0_SDA	SMB_55S	SMB	SMBUS_SMC_O_S0_SDA	6 7 41 44 50
SMBUS_SMC_BSA_SCL	SMB_55S	SMB	SMBUS_SMC_BSA_SCL	6 7 41 44 50 59
SMBUS_SMC_BSA_SDA	SMB_55S	SMB	SMBUS_SMC_BSA_SDA	6 7 41 44 50 59
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL	6 41 44 48
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA	6 41 44 48

Clock & SMC Constraints

SYNC_MASTER=T9 SYNC_DATE=01/30/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	
NONE	71	73	



SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PWR	*	=STANDARD	?
BUS2PWR_GND	*	0.228 MM	?


M82 Power and Ground Nets

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	
NONE	72	73	

M82 Board-Specific Spacing & Physical Constraints

BOARD LAYERS			BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13, BOTTOM			NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.100 MM	0.076 MM	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
27P4_OHM_SE	ISL2, ISL4, ISL5	Y	0.215 MM	0.215 MM			
27P4_OHM_SE	ISL10, ISL11, ISL13	Y	0.215 MM	0.215 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	TOP, BOTTOM	Y	0.290 MM	0.290 MM			
45_OHM_SE	ISL2, ISL4, ISL5	Y	0.091 MM	0.091 MM			
45_OHM_SE	ISL10, ISL11, ISL13	Y	0.091 MM	0.091 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP, BOTTOM	Y	0.235 MM	0.235 MM			
50_OHM_SE	ISL2, ISL4, ISL5	Y	0.070 MM	0.070 MM			
50_OHM_SE	ISL10, ISL11, ISL13	Y	0.070 MM	0.070 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP, BOTTOM	Y	0.190 MM	0.190 MM			
55_OHM_SE	ISL2, ISL4, ISL5	Y	0.070 MM	0.070 MM	55OHM SE ON INTERNAL LAYERS NOT ACHIEVABLE IN M82 STACKUP USING 50OHM SE		
55_OHM_SE	ISL10, ISL11, ISL13	Y	0.070 MM	0.070 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	TOP, BOTTOM	Y	0.310 MM	0.310 MM		0.130 MM	0.130 MM
70_OHM_DIFF	ISL2, ISL4, ISL5	Y	0.132 MM	0.132 MM		0.200 MM	0.200 MM
70_OHM_DIFF	ISL10, ISL11, ISL13	Y	0.132 MM	0.132 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	TOP, BOTTOM	Y	0.230 MM	0.230 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL4, ISL5	Y	0.090 MM	0.090 MM		0.200 MM	0.200 MM
85_OHM_DIFF	ISL10, ISL11, ISL13	Y	0.090 MM	0.090 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
87_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
87_OHM_DIFF	TOP, BOTTOM	Y	0.220 MM	0.220 MM		0.180 MM	0.180 MM
87_OHM_DIFF	ISL2, ISL4, ISL5	Y	0.082 MM	0.082 MM		0.200 MM	0.200 MM
87_OHM_DIFF	ISL10, ISL11, ISL13	Y	0.082 MM	0.082 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	TOP, BOTTOM	Y	0.190 MM	0.190 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL2, ISL4, ISL5	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM
90_OHM_DIFF	ISL10, ISL11, ISL13	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	TOP, BOTTOM	Y	0.170 MM	0.170 MM		0.205 MM	0.205 MM
100_OHM_DIFF	ISL2, ISL4, ISL5	Y	0.065 MM	0.065 MM		0.280 MM	0.280 MM
100_OHM_DIFF	ISL10, ISL11, ISL13	Y	0.065 MM	0.065 MM		0.280 MM	0.280 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
111_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
BGA_P3MM	*	0.3 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.28:1_SPACING	*	0.228 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PP1V8_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
NB_STATIC	*	=STANDARD	?

M82 Rule Definitions

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0
SCALE	SHT	OF
NONE	73	73