

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROPARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, MLB, J13

2/23/12

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
				2012-02-23

Page	Contents	Sync	Date
1	Table of Contents	J10_MLB	07/27/2011
2	System Block Diagram	J13_MLB_MOH_PDR	11/10/2011
3	Revision History	J13_MLB_MOH_PDR	11/10/2011
4	Revision History	J10_MLB	07/27/2011
5	BOM Configuration	J10_MLB	07/27/2011
6	Functional Test / No Test	K21_MLB	07/29/2011
7	Power Aliases	K21_MLB	07/29/2011
8	Signal Aliases	J13_MLB_MOH_PDR	11/10/2011
9	CPU DMI/PEG/FDI/RSVD	J13_MLB_MOH_PDR	10/17/2011
10	CPU CLOCK/MISC/JTAG	J10_MLB	07/27/2011
11	CPU DDR3 INTERFACES	J10_MLB	07/27/2011
12	CPU POWER	J13_MLB_MOH_PDR	11/10/2011
13	CPU GROUNDS	J10_MLB	07/27/2011
14	CPU DECOUPLING-I	J13_MLB_MOH_PDR	10/03/2011
15	CPU DECOUPLING-II	K21_MLB	07/27/2011
16	PCH SATA/PCIe/CLK/LPC/SPI	J10_MLB	07/27/2011
17	PCH DMI/FDI/PM/Graphics	J10_MLB	07/27/2011
18	PCH PCI/USB/TP/RSVD	J13_MLB_MOH_PDR	11/10/2011
19	PCH GPIO/MISC/NCTF	J11_MLB	09/16/2011
20	PCH POWER	J11_MLB	09/30/2011
21	PCH GROUNDS	J10_MLB	07/27/2011
22	PCH DECOUPLING	J11_MLB	10/03/2011
23	CPU & PCH XDP	J13_MLB_MOH_PDR	10/17/2011
24	USB HUB & MUX	J13_MLB_MOH_PDR	11/10/2011
25	Clock (CK505) and Chipset Support	K21_MLB	07/29/2011
26	CPU Memory S3 Support	J13_MLB_MOH_PDR	11/10/2011
27	DDR3 DRAM CHANNEL A (0-31)	K21_MLB	07/28/2011
28	DDR3 DRAM CHANNEL A (32-63)	K21_MLB	07/28/2011
29	DDR3 DRAM CHANNEL B (0-31)	K21_MLB	07/28/2011
30	DDR3 DRAM CHANNEL B (32-63)	K21_MLB	07/28/2011
31	FSB/DDR3/FRAMBUF Vref Margining	J11_MLB	08/04/2011
32	DDR3 Bypassing/Termination	K21_MLB	07/28/2011
33	SecureDigital Card Reader	J13_MLB_MOH_PDR	11/10/2011
34	Thunderbolt Host (1 of 2)	J11_MLB	09/30/2011
35	Thunderbolt Host (2 of 2)	J13_MLB_MOH_PDR	10/04/2011
36	TBT Power Support	J13_MLB_MOH_PDR	11/10/2011
37	X21 WIRELESS CONNECTOR	J11_MLB	10/11/2011
38	SSD CONNECTOR	J13_MLB_MOH_PDR	10/17/2011
39	External A USB3 Connector	J11_MLB	09/30/2011
40	Left I/O (LIO) Connector	J13_MLB_MOH_PDR	11/10/2011
41	SMC	J13_MLB_MOH_PDR	10/17/2011
42	SMC Support	J13_MLB_MOH_PDR	11/10/2011
43	LPC+SPI Debug Connector	J11_MLB	09/09/2011
44	SMBus Connections	J11_MLB	10/04/2011
45	Voltage & Load Side Current Sensing	J11_MLB	12/02/2011

Page	Contents	Sync	Date
46	High Side Current Sensing	J13_MLB_MOH_PDR	10/17/2011
47	Thermal Sensors	J13_MLB	08/03/2011
48	Fan	K21_MLB	07/28/2011
49	IPD / KBD Backlight	J13_MLB_MOH_PDR	11/10/2011
50	SPI ROM	K21_MLB	07/28/2011
51	AUDIO: SPEAKER AMP	J11_MLB	09/30/2011
52	DC-In & Battery Connectors	J13_MLB_MOH_PDR	11/10/2011
53	PBUS Supply & Battery Charger	J13_MLB_MOH_PDR	11/10/2011
54	System Agent Supply	J13_MLB_MOH_PDR	10/17/2011
55	5V / 3.3V Power Supply	J13_MLB_MOH_PDR	10/17/2011
56	1.5V DDR3 Supply	J11_MLB	12/02/2011
57	CPU IMVP7 & AXG VCore Regulator	J11_MLB	10/14/2011
58	CPU IMVP7 & AXG VCore Output	J13_MLB_MOH_PDR	10/17/2011
59	CPU VCCIO (1.05V) Power Supply	J13_MLB_MOH_PDR	10/17/2011
60	Misc Power Supplies	K21_MLB	07/28/2011
61	Power FETs	K21_MLB	07/28/2011
62	Power Control 1/ENABLE	J13_MLB_MOH_PDR	11/10/2011
63	Internal DisplayPort Connector	K21_MLB	07/28/2011
64	Thunderbolt Connector A	J11_MLB	10/03/2011
65	LCD Backlight Driver	K21_MLB	07/28/2011
66	CPU Constraints	J13_CONSTRAINTS	01/11/2012
67	Memory Constraints	J13_CONSTRAINTS	01/11/2012
68	PCH Constraints 1	J13_CONSTRAINTS	01/11/2012
69	PCH Constraints 2	J13_CONSTRAINTS	01/11/2012
70	Thunderbolt Constraints	J13_CONSTRAINTS	01/11/2012
71	SMC Constraints	J13_CONSTRAINTS	01/11/2012
72	Project Specific Constraints	J13_CONSTRAINTS	01/11/2012
73	PCB Rule Definitions	J13_CONSTRAINTS	01/11/2012

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9277	1	SCHEM, MLB, J13	SCH	CRITICAL	
820-3209	1	PCBF, MLB, J13	PCB	CRITICAL	

LIBRARYING
 TITLE=MLB
 ASSEMBLY=ASSEMBLY
 PART_MODIFIED=PART 23 11:52:04 2012

DRAWING TITLE		SCHEM, MLB, J13	
DRAWING NUMBER		051-9277	
REVISION		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		SEARCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 109	
11 NOT TO REPRODUCE OR COPY IT		SHEET	
112 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 73	
113 ALL RIGHTS RESERVED			

8

7

6


5

4

3


2

1



SYNC MASTER=213 MLB NON POR		SYNC DATE=11/10/2011	
PAGE TITLE: System Block Diagram			
Apple Inc.		DESIGN NUMBER:	051-9277 D
		REVISION:	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		SEARCH:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE:	2 OF 109
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET:	2 OF 73
11. NOT TO REPRODUCE OR COPY IT			
12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
13. ALL RIGHTS RESERVED			

J13 POWER SYSTEM ARCHITECTURE



Revision History	
051-9277	1
2.8.0	2
3 OF 109	3
3 OF 73	4

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: TO MAINTAIN THIS DOCUMENT IN CONFIDENCE; NOT TO REPRODUCE OR COPY IT; NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART; AND TO MAINTAIN THIS DOCUMENT IN CONFIDENCE.

Apple Inc. 051-9277

Revision History

SYNC DATE: 11/10/2011

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
085-3939	J13 HLR DEVELOPMENT BOM	J13_DEVEL_BOM
607-9090	CMN PFB_PCB_A_HLR_J13	J13_CMNPTS
639-3552	PCBA_HLR_1.70GHz_DA_4GB_J13	J13_CMNPTS,EEEE:DVYR,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3553	PCBA_HLR_1.50GHz_DA_4GB_J13	J13_CMNPTS,EEEE:DVYR,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3554	PCBA_HLR_1.50GHz_HY_4GB_J13	J13_CMNPTS,EEEE:DVYR,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3555	PCBA_HLR_1.70GHz_HY_4GB_J13	J13_CMNPTS,EEEE:DVYR,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3556	PCBA_HLR_1.70GHz_HY_8GB_J13	J13_CMNPTS,EEEE:DVYR,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3557	PCBA_HLR_1.70GHz_HY_4GB_J13	J13_CMNPTS,EEEE:DVYR,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3645	PCBA_HLR_1.50GHz_EL_4GB_J13	J13_CMNPTS,EEEE:FOTC,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3644	PCBA_HLR_1.70GHz_EL_4GB_J13	J13_CMNPTS,EEEE:FOTC,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3760	PCBA_HLR_1.80GHz_DA_4GB_J13	J13_CMNPTS,EEEE:F25Q,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3761	PCBA_HLR_1.80GHz_HY_4GB_J13	J13_CMNPTS,EEEE:F25Q,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3762	PCBA_HLR_1.80GHz_HY_8GB_J13	J13_CMNPTS,EEEE:F25Q,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3763	PCBA_HLR_1.80GHz_EL_4GB_J13	J13_CMNPTS,EEEE:F25P,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3764	PCBA_HLR_2.00GHz_DA_4GB_J13	J13_CMNPTS,EEEE:F25H,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3765	PCBA_HLR_2.00GHz_HY_4GB_J13	J13_CMNPTS,EEEE:F25H,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3766	PCBA_HLR_2.00GHz_HY_8GB_J13	J13_CMNPTS,EEEE:F25H,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3767	PCBA_HLR_2.00GHz_EL_4GB_J13	J13_CMNPTS,EEEE:F25V,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3790	PCBA_HLR_1.70GHz_DA_4GB_J13	J13_CMNPTS,EEEE:F27V,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3791	PCBA_HLR_1.80GHz_DA_4GB_J13	J13_CMNPTS,EEEE:F27Q,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3792	PCBA_HLR_2.00GHz_DA_4GB_J13	J13_CMNPTS,EEEE:F27H,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3793	PCBA_HLR_1.70GHz_EL_4GB_J13	J13_CMNPTS,EEEE:F27W,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3794	PCBA_HLR_1.80GHz_EL_4GB_J13	J13_CMNPTS,EEEE:F27V,CPN1:1,EEEE,EEEE:JAMNDRM,400
639-3795	PCBA_HLR_2.00GHz_EL_4GB_J13	J13_CMNPTS,EEEE:F27Y,CPN1:1,EEEE,EEEE:JAMNDRM,400

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_DYRK]	CRITICAL	EEEE:DVYR
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_DVYL]	CRITICAL	EEEE:DVYL
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_DVRM]	CRITICAL	EEEE:DVYM
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_DVRN]	CRITICAL	EEEE:DVYR
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_DVRF]	CRITICAL	EEEE:DVRF
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_DVYG]	CRITICAL	EEEE:DVYR
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_FOTC]	CRITICAL	EEEE:FOTC
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_FOTD]	CRITICAL	EEEE:FOTD
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_F25H]	CRITICAL	EEEE:F25H
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_F25P]	CRITICAL	EEEE:F25P
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_F25Q]	CRITICAL	EEEE:F25Q
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_F25R]	CRITICAL	EEEE:F25R
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_F25T]	CRITICAL	EEEE:F25T
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_F25V]	CRITICAL	EEEE:F25V
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_F25W]	CRITICAL	EEEE:F25W
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_F25Y]	CRITICAL	EEEE:F25Y
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_F27Q]	CRITICAL	EEEE:F27Q
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_F27R]	CRITICAL	EEEE:F27R
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_F27T]	CRITICAL	EEEE:F27T
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_F27V]	CRITICAL	EEEE:F27V
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_F27W]	CRITICAL	EEEE:F27W
825-7670	1	LBL,P/N LABEL,PCB,2000 X 6 MM	[EEEE_F27Y]	CRITICAL	EEEE:F27Y

Sub BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-3939	1	J13 HLR DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM
607-9090	1	CMN PFB_PCB_A_HLR_J13	CMNPTS	CRITICAL	J13_CMNPTS

SYNC MASTER=J30_HLR SYNC DATE=07/27/2011

Revision History

DATE	DESCRIPTION	BY
051-9277		D
2.8.0		

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 11. NOT TO REPRODUCE OR COPY IT
 111. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 1V ALL RIGHTS RESERVED

PAGE 4 OF 109
 SHEET 4 OF 73

8

7

6

5

4

3

2

1

J13 BOM GROUPS

Table with columns BOM GROUP and BOM OPTIONS. Lists various options like J13_COMMON, J13_MISC, J13_PRODINFO, etc.

Module Parts

Table with columns PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists module parts like 33784197, 33784299, etc.

Programmable Parts

Table with columns PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists programmable parts like 33550865, 34123475, etc.

Alternate Parts

Table with columns PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REP DES, COMMENTS. Lists alternate parts like 37408555, 37409777, etc.


Table with columns PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists more module parts like 33380622, 33380623, etc.

Table with columns PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists parts like 35382929, 946-3115.

PD Module Parts


Table with columns PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists PD module parts like 806-3142, 806-3215, etc.

DRAM CFG CHART




BOM Configuration summary box including Apple Inc. logo, revision number 2.8.0, and page number 5 OF 109.

Functional Test Points



Functional Test / No Test	
Apple Inc.	DATE: 051-9277
NOTICE OF PROPRIETARY PROPERTY:	REVISION: 2.8.0
THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND IS THE PROPERTY OF APPLE INC. IT IS TO BE KEPT UNDER PROPRIETARY CONTROL AND IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE INC. TO MAINTAIN THE CONFIDENCE IN CONFIDENCE	PAGE: 7 OF 109
IF NOT TO REPRODUCE OR COPY IT IS NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ANY RIGHTS RESERVED	SHEET: 6 OF 73



SYNC MASTER#K21 M3B SYNC DATE#07/29/2011

PAGE TITLE

Power Aliases

Apple Inc.

051-9277


2.8.0

8 OF 109


7 OF 73

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. ANY FURTHER DISCLOSURE OR REPRODUCTION OF THIS DOCUMENT IS STRICTLY PROHIBITED. YOU AGREE TO MAINTAIN THE CONFIDENTIALITY OF THIS INFORMATION AND TO NOT REPRODUCE OR COPY IT IN WHOLE OR PART IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.

Plated Board Slot



CPU Heat Sink Mounting Bosses



Fan Boss



X21 Boss




SSD Boss




EMI I/O Pogo Pins

DisplayPort Pogo



USB/SD Card Pogo



Unused PPT

Table listing unused PPT signals such as PCIe_CLESION_ENET_N, PCIe_CLESION_ENET_P, etc.

Table listing unused signals for MEM_A_CLK_P<1>, MEM_A_CLK_N<1>, etc.

Table listing unused signals for ENET_LOW_PWR_RCH, SATARDRV_EN, etc.



Unused USB

Table listing unused USB signals such as USB_EXTC_P, USB3_EXTC_RX_P, etc.

Unused PGOOD signal

Table listing unused PGOOD signals like TP_P1VS3RSD_RAMP_DONE.





SATA Aliases

Table listing SATA aliases and unused SATA ODD signals.

SSD PCIe Signals

Table listing SSD PCIe signals like SSD_D2R_E01_02, SSD_D2R_E01_03, etc.

CPU signals



LVDS Aliases

Table listing LVDS aliases such as TP_LVDS_IG_B_CLKP, TP_LVDS_IG_B_CLKN, etc.

SMC Aliases

Table listing SMC aliases like SMC_SYS_LED, IR_RX_OUT_RC.



PCIE 5 R2D CP

Table listing PCIE 5 R2D CP signals like NC_PCIE_5_R2D_CP, MAKE_BASE+TRUE, etc.

TBT DP Ports

Table listing TBT DP ports signals like DP_TBTENK0_HPD, DPA_IG_HPD, etc.

Table listing TBT B R2D C N<0>, TBT B R2D C P<0>, etc.

Table listing TBT B D2R N<0>, TBT B D2R P<1>, etc.

Table listing TBT B LSTX signal.




Table listing TBT B L6RX signal.

Table listing TBT B L6TX signal.

SYNCH MASTERS=213 MIB NON POR SYNCH DATE=11/10/2011

Signal Aliases section containing Apple Inc. logo, version 2.8.0, and a notice of proprietary property.

NOTE: Intel provides an internal pull-up OF 5-15k to VCCIO on all CFG signals.




Intel Doc 467283 Chipset Platform Design Guide rev0.71 section 2.2.12 recommendation.

NOTE: eDP_COMP10 and eDP_ICOMP0 can not be left floating even if Internal Graphics is disabled since they are shared with other interfaces.

NOTE: The eDP_HPD processor input is a low voltage active low signal. Therefore, an inverting level shifter is required on the motherboard to flip voltage signal's logic before connecting to the processor. (refer to Intel Processor BIOS Specifications).

If HPD is disabled, while eDP interface is still enabled, then a 1k pull-up resistor should be added on the motherboard. This signal can be left as no-connect if entire eDP interface is disabled.



These can be Placed close to J2500 and Only for debug access

FOR IVYBRIDGE PROCESSOR


CFG [7] ; PEG DEFER TRAINING	1 = (DEFAULT) IMMEDIATELY AFTER xRESETS	0 = WAIT FOR BIOS
CFG [6:5] ; PCIE BIFURCATION	11 = 1 X16 (DEFAULT), 10 = 2 X8 01 = RSVL 00 = X8, X4, X4	
CFG [4] ; eDP CHANNEL/DISABLE	1 = DISABLED 0 = ENABLED	
CFG [3] ; PCIE X4 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED	
CFG [2] ; PCIE X16 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED	

SYNC MASTER=213 H/W NON POR SYNC DATE=10/17/2011

PAGE TITLE: CPU DMI / PEG / FDI / RSVVD


<p>Apple Inc.</p>	<p>DESIGN NUMBER: OS1-9277</p>	<p>REV D</p>
	<p>REVISION: 2.8.0</p>	
<p>NOTICE OF PROPRIETARY PROPERTY:</p> <p>THIS INFORMATION CONTAINS PROPRIETARY AND CONFIDENTIAL INFORMATION OF APPLE INC. IT IS TO BE KEPT CONFIDENTIAL AND NOT TO BE REPRODUCED OR COPIED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.</p>	<p>PAGE: 10 OF 109</p>	<p>SHEET: 9 OF 73</p>
	<p>11 NOT TO REPRODUCE OR COPY IT IN WHOLE OR PART</p>	


CR_SSP Intel doc #460452 Rev0/Fall View Date



SYNC MASTER=230 MLB		SYNC DATE=07/27/2011	
PAGE TITLE			
CPU CLOCK/MISC/JTAG			
Apple Inc.		DRAWING NUMBER	REV
		051-9277	D
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
2. NOT TO REPRODUCE OR COPY IT			
3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
4. ALL RIGHTS RESERVED			
		PAGE	11 OF 109
		SHEET	10 OF 73



SYNC MASTER=230 HLB SYNC DATE=07/27/2011
 PAGE 11/16
CPU DDR3 INTERFACES
 Apple Inc.
 DRAWING NUMBER: 051-9277
 REVISION: 2.8.0
 NOTICE OF PROPRIETARY PROPERTY:
 THIS DOCUMENT CONTAINS APPLE'S PROPRIETARY INFORMATION AND IS THE PROPERTY OF APPLE INC. THE PROPRIETARY RIGHTS OF APPLE INC. ARE RESERVED. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 PAGE: 12 OF 109
 SHEET: 11 OF 73




SYNC MASTER=213 HLR NON POR SYNC DATE=11/10/2011

PAGE TITLE

CPU POWER

	DRAWING NUMBER 051-9277	REV D
	REVISION 2.8.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. AND IS TO BE KEPT IN CONFIDENCE. IT IS TO BE MAINTAINED IN CONFIDENCE AND NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.		PAGE 13 OF 109
11 NOT TO REPRODUCE OR COPY IT IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.		SHEET 12 OF 73



SYNC MASTER=230 MIB SYNC DATE=07/27/2011

PAGE TITLE CPU GROUNDS

051-9277

2.8.0

14 OF 109

13 OF 73

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE USER AGREES TO MAINTAIN THIS DOCUMENT IN CONFIDENCE AND NOT TO REPRODUCE OR PUBLISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED.

8

7

6

5

4

3

2

1



All INTEL recommendations from Intel doc #4439028 Huron River Platform Power Design Guide

CPU VCORE DECOUPLING

Processor Load Line : -2.9 mOhms

Intel recommendation (Table 7-1): 16x 2.2uF, 12x 22uF, 3x 330uF

PPVCORE_S0_CPU




PLACEMENT_NOTE (C1655-C1666):

Place close to U1000 on top side.



PLACEMENT_NOTE (C1667-C1679):

PLACEMENT_NOTE (C1680-C1685):




CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Section 6.5): 2x 10uF, 10x 10uF, 2x 330uF



PLACEMENT_NOTE (C1688-C1699):

Place on bottom side of U1000




PLACEMENT_NOTE (C1672-C1681):

Place near U1000 on bottom side



Intel recommendation: 1x 1000n resistor, 1x 1uF 0402




Note/The smallest 1000n resistor available in the library are 0805s

CPU VCCPLL DECOUPLING

Intel recommendation (Section 6.4): 2x 1uF, 1x 330uF

PLACEMENT_NOTE (C1646-C1671):

Place near U1000 on top side



CPU VCCPLL Low pass filter

SYNO MASTER-211 MEG SYNC DATE:10/23/2011

CPU DECOUPLING-I		
Apple Inc.	DATE:	051-9277
	REVISON:	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE PROPRIETOR AGREES TO THE FOLLOWING:		
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
11. NOT TO REPRODUCE OR COPY IT		
12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
13. ALL RIGHTS RESERVED		
PAGE:	16	OF 109
SHEET:	14	OF 73

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1


VAXG DECOUPLING

Graphics Load Line : -3.9 mOhms


Intel recommendation (Section 6.1): 1x 1uF (9 no-stuff), 10x 10uF (2 no-stuff), 5x 22uF (2 no-stuff), 4x 470uF (2 no-stuff)

PLACEMENT_NOTE (C1700-C1710):


Place on bottom side of U1000



PLACEMENT_NOTE (C1711-C1716):



PLACEMENT_NOTE (C1717-C1722):



PLACEMENT_NOTE (C1723-C1724):




CPU VDDQ/VCCDQ DECOUPLING


Intel recommendation (Section 6.13): 10x 1uF, 5x 10uF, 1x 330uF

PLACEMENT_NOTE (C1738-C1747):

Place on bottom side of U1000



Place close to U1000 on bottom side



PLACEMENT_NOTE (C1755):



Intel recommendation: 1x 10kOhm resistor, 1x 1uF 0402





CPU VCCSA DECOUPLING

Intel recommendation (Section 6.4): 3x 1uF, 3x 10uF, 1x 330uF

PLACEMENT_NOTE (C1758-C1767):

Place on bottom side of U1000



PLACEMENT_NOTE (C1768):



SYNC MASTER=021 MEA SYNC DATE=07/29/2011

PAGE TITLE

CPU DECOUPLING-II		DATE
Apple Inc.		051-9277 D
REVISION		2.8.0
NOTICE OF PROPRIETARY PROPERTY:		SEARCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION IS SUBJECT TO THE FOLLOWING:		PAGE
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		17 OF 109
2. NOT TO REPRODUCE OR COPY IT		SHEET
3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		15 OF 73
4. ALL RIGHTS RESERVED		

8

7

6


5

4

3

2

1



D

C

B

A

D

C

B

A


8 7 6 5 4 3 2 1


8 7 6 5 4 3 2 1

Connect to ENET MEDIA SENSE via alias if HDA = 3.3V.
 Connect to ENET MEDIA SENSE via 12K R if HDA = 1.5V.
 If HDA = 5V, must also ensure that signal cannot be high in S3.

Unused clock terminations for PCIM Mode

PAGE TITLE		SYNC MASTER=J30 MIB		SYNC DATE=07/27/2011	
 PCH SATA/PCIe/CLK/LPC/SPI				051-9277 REVISION	
NOTICE OF PROPRIETARY PROPERTY: THIS DOCUMENT CONTAINS INFORMATION THAT IS THE PROPRIETARY PROPERTY OF APPLE INC. AND IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC. TO MAINTAIN THE CONFIDENTIALITY OF THIS INFORMATION, THIS DOCUMENT IS TO BE KEPT UNDER LOCK AND KEY AND NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.				2.8.0 BRANCH	
18 OF 109 SHEET				16 OF 73	



SYNC MASTER=J30 MLB		SYNC DATE=07/27/2011	
PAGE TITLE			
PCH DMI/FDI/PM/Graphics			
 Apple Inc.		DRAWING NUMBER 051-9277	REV D
NOTICE OF PROPRIETARY PROPERTY: THIS DOCUMENT CONTAINS INFORMATION THAT IS THE PROPRIETARY PROPERTY OF APPLE INC. THE USER AGREES TO MAINTAIN THIS DOCUMENT IN CONFIDENCE AND NOT TO REPRODUCE OR PUBLISH IT IN WHOLE OR PART IN ANY MANNER.		REVISION 2.8.0	PAGE 19 OF 109
		SHEET 17 OF 73	

OMIT TABLE
U1800
PCH-PPT-MB-SFF-ES1
Q980-R9915462
(5 OF 10)

D

D

C


C

B

B

A

A



SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
PAGE TITLE PCH PCI/USB/TP/RSVD			
		DESIGN NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS DOCUMENT IS IN CONFIDENCE TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IT IS NOT TO BE REPRODUCED OR COPIED OR TO BE REVEALED OR PUBLISHED IN WHOLE OR PART IN ANY RIGHTS RESERVED			
PAGE		20 OF 109	
SHEET		18 OF 73	

BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
 Systems with chip-down memory should add pull-downs on another page and set straps per software.

D

D

C






C

B


B


A


A




SYNC MASTER=J11 MLB		SYNC DATE=09/16/2011
PAGE TITLE: PCH GPIO/MISC/NCTF		
Apple Inc.		DATE: 051-9277
REVISION: 2.8.0		PAGE: 21 OF 109
NOTICE OF PROPRIETARY PROPERTY:		REVISION: 19 OF 73
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHER AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 12 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 13 ALL RIGHTS RESERVED		



SYNC MASTER=J11 MLB		SYNC DATE=09/30/2011	
PAGE TITLE			
PCH POWER			
 Apple Inc.		DRAWING NUMBER 051-9277	REV D
		REVISION 2.8.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION IS CONFIDENTIAL AND IS TO BE KEPT AS SUCH. THE FURNISHER AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		SEARCH	PAGE 22 OF 109
		SHEET	20 OF 73



SYNC MASTER=J30 MLB		SYNC DATE=07/27/2011	
PAGE TITLE			
PCH GROUNDS			
		DEVELOPING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		SEARCH	
<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. ANY REPRODUCTION OR DISSEMINATION OF THIS INFORMATION WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC. IS STRICTLY PROHIBITED.</small>		PAGE	
<small>1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</small>		23 OF 109	
<small>11. NOT TO REPRODUCE OR COPY IT</small>		SHEET	
<small>12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</small>		21 OF 73	
<small>13. ALL RIGHTS RESERVED</small>			





PCH DECOUPLING	
DATE	051-9277
REVISION	2.8.0
SEARCH	
PAGE	24 OF 109
SHEET	22 OF 73

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION IS MADE UNDER THE FOLLOWING CONDITIONS:
 1. THIS INFORMATION IS TO BE KEPT IN CONFIDENCE.
 2. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER.
 3. IT IS NOT TO BE DISCLOSED OR PUBLISHED IN ANY MANNER OR IN ANY MEDIUM WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.
 4. ALL RIGHTS RESERVED.

CPU Micro2-XDP




NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.




PCH/XDP Signal Isolation Notes:

- Following Intel's Debug Prot Design Guid for HR and CR v1.3 doc id 404081.
- Initially, stuffing both 33 and 0 ohms and validate whether it is functional in that state, else add BOM options.
- For isolated GPIOs:
 - 'Output' non-XDP signals require pulls.
 - 'Output' PCH/XDP signals require pulls.

R252x, R253x, R257x and R259x should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.



SYNC MASTER=J13 MLB NON POR		SYNC DATE=10/17/2011	
PAGE TITLE			
CPU & PCH XDP		DESIGN NUMBER: 051-9277	
Apple Inc.		REVISION: 2.8.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. ANY REPRODUCTION OR DISSEMINATION OF THIS INFORMATION WITHOUT THE WRITTEN PERMISSION OF APPLE INC. IS STRICTLY PROHIBITED.			
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
11. NOT TO REPRODUCE OR COPY IT			
12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
13. ALL RIGHTS RESERVED			
PAGE: 25 OF 109		SHEET: 23 OF 73	




BOM GROUP		BOM OPTIONS	
HUB_ALLSEN		HUB_NONREM0_0	HUB_NONREM0_0
HUB_NONREM0		HUB_NONREM0_1	HUB_NONREM0_1
HUB_NONREM1		HUB_NONREM1_0	HUB_NONREM1_0
HUB_NONREM2		HUB_NONREM1_1	HUB_NONREM1_1

NON_REM0	NON_REM1	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable



BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
31869893	1	IC,USB2513B,USB 2.0,HUB CTRL,36-QFN	U2600	CRITICAL	USBHUB2512B
31869823	1	IC,USB2513B,USB 2.0,HUB CTRL,39PPT,50PMP	U2600	CRITICAL	USBHUB2513B
31869824	1	IC,USB2514B,USB 2.0,HUB CTRL,49PPT	U2600	CRITICAL	USBHUB2514B

TO CONNECT TP/KB TO PCH XHCI
NOSTUFF R2611 & R2615, STUFF R2621 & R2622, R2616 & R2617





USB XHCI/EHCI2 PORT MUX FOR EXT B






SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
PAGE TITLE: USB HUB & MUX			
Apple Inc.		DESIGN NUMBER: 051-9277	REV: D
		REVISION: 2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		PAGE: 26 OF 109	SHEET: 24 OF 73
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. AND ITS AFFILIATED COMPANIES. THE INFORMATION CONTAINED HEREIN IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE AND IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.			



System RTC Power Source & 32kHz / 25MHz Clock Generator



GPIO Glitch Prevention



Buffered
 U2771
 CRITICAL
 NCT74VC1G00
 SCL70-HEF
 Scrub for layout optimization



PCH Reset Button



PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.

Clock (CK505) and Chipset Support	
Apple Inc.	DATE: 051-9277 D
REVISION: 2.8.0	BRANCH:
PAGE: 27 OF 109	SHEET: 25 OF 73

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 11. NOT TO REPRODUCE OR COPY IT
 12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 13. ALL RIGHTS RESERVED

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.

WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.





WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

PIV5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L

MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L

MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L

1V5 S0 "PGOOD" for CPU



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPUMEM_SLG:NO	MEM_RESET_L	MEMVTT_EN	PIV5CPU_EN
S0	0	1	1	1	1	1	1	1
to	1	0	1	1	1	1	1	1
2	0	0	1	1	1	0	0	0
3	0	0	1	1	X	0	0	0
S3	4	0	0	1	1	X	0	0
to	5	0	1	1	0 (*)	1	1	1
6	0	0	1	1	1	1	1	1
S0	7	1	1	1	1	1	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.


FORM NUMBER: 051-9277
 REVISION: 2.8.0
 DATE: 11/19/2011

CPU Memory S3 Support

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 2. NOT TO REPRODUCE OR COPY IT
 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 4. ALL RIGHTS RESERVED

PAGE: 28 OF 109
 SHEET: 26 OF 73




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL


SYNC MASTER=R21 M18	SYNC DATE=07/28/2011
PAGE 11/16	
DDR3 DRAM CHANNEL A (0-31)	
Apple Inc.	
DRAWING NUMBER: 091-9277	REV D
REVISION: 2.8.0	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION IS THE PROPERTY OF APPLE INC. IT IS TO BE MAINTAINED IN CONFIDENCE.	
BRANCH:	PAGE: 29 OF 109
DATE:	SHEET: 27 OF 73




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL




SYNCH MASTER#K21 HLB		SYNCH DATE#07/28/2011	
PAGE 11/16			
DDR3 DRAM CHANNEL A (32-63)			
Apple Inc.		DESIGN NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION IS SUBJECT TO THE FOLLOWING:		PAGE	30 OF 109
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	28 OF 73
11. NOT TO REPRODUCE OR COPY IT			
12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
13. ALL RIGHTS RESERVED			



A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL




SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE 11/16			
DDR3 DRAM CHANNEL B (0-31)			
		DRAWING NUMBER: OS1-9277	
NOTICE OF PROPRIETARY PROPERTY: THIS INFORMATION CONTAINS HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. ONE PURSUANT TO THE FOLLOWING: AGREEMENT TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IF YOU ARE A CUSTOMER OF APPLE INC. 11 NOT TO REPRODUCE OR COPY IT 12 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 13 ALL RIGHTS RESERVED		REVISION: 2.8.0	
PAGE: 31 OF 109		SHEET: 29 OF 73	



A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

SYMC MASTER#21 MEM		SYMC DATE#07/28/2011	
PAGE 11/16			
DDR3 DRAM CHANNEL B (32-63)			
Apple Inc.		DATE/REV NUMBER	REV
©		051-9277	D
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING HEREOF IS SUBJECT TO THE FOLLOWING:			
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
2. NOT TO REPRODUCE OR COPY IT			
3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
4. IN ALL RIGHTS RESERVED			
BRANCH	PAGE	SHEET	
	32 OF 109	30 OF 73	

NOTE: Must not enable more than two SO-DIMM margining buffers at once or Vref source may be overloaded.



Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPVTT_S3_DDR_BUF
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 DORVREF_DAC - stuffs Agile margining circuit.
 VREFDQ:LDO - LDO outputs sent to DQ inputs.
 VREFDQ:LDO_DAC - Margined LDO outputs sent to DQ inputs.
 VREFDQ:M1_M3 - CPU margined DOR voltage divider sent to DQ inputs.
 VREFDQ:M1_DAC - DAC margined DOR voltage divider sent to DQ inputs.
 VREFCA:LDO - LDO outputs sent to CA inputs.
 VREFCA:LDO_DAC - DAC margined LDO outputs sent to CA inputs.

PCA9557D_RESET -
 S0* on "platform reset" so that system watchdog will disable margining.
 NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step

Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11780002	1	RES_WF_1178000_0_0MM_3_0001_000	R3303, R3360		VREFDQ:LDO
11780002	2	RES_WF_1178000_0_0MM_3_0001_000	R3309, R3305		VREFCA:LDO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11880012	4	RES_WF_1188001_1_170MM_0001	R3321, R3322, R3311, R3312		VREFDQ:M1_DAC
11880003	1	RES_WF_1188001_1_170MM_0001	R3304		VREFDQ:M1_DAC


	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value:		0.75V (DAC: 0x3A)			1.5V (DAC: 0x8B)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (= sourced)			+61uA - -61uA (= sourced)	+6.0mA - -5.0mA (= sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNCH: MARCH2011 MSL
 DATE: 05/19/11 11:29 AM
 PAGE TITLE: FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION ON THIS DOCUMENT IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS DOCUMENT IS THE SOLE PROPERTY OF APPLE INC. IT IS TO BE MAINTAINED IN CONFIDENCE AND IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE INC. ALL RIGHTS RESERVED.

DATE: 05-19-2011
 REVISION: 2.8.0
 PAGE: 33 OF 109
 SHEET: 31 OF 73




JEDEC recommends 30 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE

SYNC MASTER=K21 M18		SYNC DATE=07/28/2011	
PAGE 11/16			
DDR3 Bypassing/Termination			DISPATCH NUMBER: 051-9277
Apple Inc.			REVISION: 2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. ANY REPRODUCTION OR DISSEMINATION OF THIS INFORMATION WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC. IS STRICTLY PROHIBITED. IT IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			PAGE: 34 OF 109
11 NOT TO REPRODUCE OR COPY IT 12 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 13 ALL RIGHTS RESERVED			SHEET: 32 OF 73



SD Detect & Reset Logic


SDCONN DETECT Debounce, Inversion, Detect-Changed PCH GPIO Latch Circuit
 CONVERTS SDCONN from active-low level signal to active-high pulse.
 RST_IN# must be pulled to GND. If not used, No detect logic will only function if Reset logic is low.




Connector shorts GND when Card_Detect_SW signal when SD card inserted.

DLY block is 20ms nominal
 When LOW_PMR gated asserts, RST_OUT# deasserts for >80ms, then asserts for 10ms regardless of RST_IN# state. Otherwise RST_OUT# follows RST_IN#

*** Need to confirm with SW weather LATCH is required.
 (SDCONN_STATE_RST_L will be required with LATCH)

SYNC MASTER=213 MLR NON FOR		SYNC DATE=11/10/2011	
PAGE TITLE			
SecureDigital Card Reader			
 Apple Inc.		DRAWING NUMBER 051-9277	REV D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION 2.8.0	
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 35 OF 109	
2. NOT TO REPRODUCE OR COPY IT		SHEET 33 OF 73	
3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IN ALL RIGHTS RESERVED	



CRITICAL
 U3600
 CACTUSR18DGE4C
 PCBGA
 (SYM 1 OF 2)

PCIE GEN2

MISC


DISPLAYPORT

PORTS

NOTE: The following pins require testpoints:
 0 - GPIO_13
 1 - GPIO_1
 2 - GPIO_2
 3 - GPIO_3
 4 - GPIO_5
 5 - PCIE_RST_1_N
 6 - PCIE_RST_2_N
 7 - PCIE_RST_3_N
 8 - GPIO_15
 9 - GPIO_11
 10 - GPIO_14
 11 - GPIO_0
 12 - GPIO_12
 13 - GPIO_10
 14 - PB_LSTX
 15 - PB_LSRX

SYNCH MASTER=211 MIB		SYNCH DATE=09/30/2011	
PAGE TITLE			
Thunderbolt Host (1 of 2)			
Apple Inc.		DRAWING NUMBER 051-9277	
NOTICE OF PROPRIETARY PROPERTY: THIS INFORMATION CONTAINS HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC., AND IS TO BE KEPT IN STRICT CONFIDENCE. NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.		REVISION 2.8.0	
36 OF 109		34 OF 73	

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.



SYNC MASTER=211 MLB	SYNC DATE=10/04/2011
PAGE TITLE	
Thunderbolt Host (2 of 2)	
Apple Inc.	DRAWING NUMBER: 051-9277
REV: 2.8.0	REV: D
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION IS THE FURNISHING OF CONFIDENTIAL INFORMATION AND IS TO BE KEPT IN CONFIDENCE. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE INC. IN WHOLE OR PART. © 2011 APPLE INC. ALL RIGHTS RESERVED.	
SEARCH	PAGE: 37 OF 109
SEARCH	SHEET: 35 OF 73


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP18V_TBT_REG (18V Boost Output)
 - =PP3V3_TBT_P3V3TBTFTET (3.3V FET Input)
 - =PP3V3_TBT_FET (3.3V FET Output)
 - =PP3V3_S0_TBTFTWCTRL (3.3V FET Input)
 - =PP3V3_TBT_P3V3TBTFTET (1.05V FET Input)
 - =PP3V3_TBT_FET (1.05V FET Output)

Signal aliases required by this page:
 - =TBT_CLKREQ_L
 - =TBT_RESET_L

BOM options provided by this page:
 TBTBST1Y = Stuffs 18V boost circuitry.

TBT 15V Boost Regulator




SI8409DB:
 Vds(max): -30V
 Vgs(max): +/-12V
 Vgs(th): -1.4V
 Rds(on): 46mOhm @ 4.5V Vgs
 Id(max): 3.7A @ 70C

$UVLO(\text{falling}) = 1.22 * (R1 + R2) / R2$
 $UVLO(\text{rising}) = UVLO(\text{falling}) + (2UA * R1)$
 $UVLO = 4.55V (\text{falling}), 4.93 (\text{rising})$


$V_{out} = 15.1V$
 Max Current = 1.0A
 Freq = 300KHz

$V_{out} = 1.6V * (1 + R_a / R_b)$


Supervisor & CLKREQ# Isolation



TBT "POC" Power-up Reset




3.3V TBT "LC" Switch




Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
	25.8 mOhm Max

1.05V TBT "LC" Switch



Part	TPS22924C
Type	Load Switch
R(on)	20.3 mOhm Typ
	28.6 mOhm Max

1.05V TBT "CIO" Switch



Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ
	11.5 mOhm Max

SYNC MASTER#213 HLR NON POR SYNC DATE#11/10/2011

PAGE TITLE: **TBT Power Support**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE RECIPIENT AGREES TO HOLD THIS INFORMATION IN CONFIDENCE AND TO MAINTAIN THIS DOCUMENT IN CONFIDENCE. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE INC. ALL RIGHTS RESERVED.

DATE	051-9277
REVISION	2.8.0
PAGE	38 OF 109
SHEET	36 OF 73

8

7

6

5

4

3

2

1

D

C

B


A


D


C


B

A




SYNC MASTER=211 HLR		SYNC DATE=10/11/2011	
PAGE TITLE			
X21 WIRELESS CONNECTOR			
 Apple Inc.		DESIGN NUMBER	REV D
		REV	2.8.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. AND IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.			
		PAGE	40 OF 109
		SHEET	37 OF 73



SYNC MASTER=213 HLR NON POR		SYNC DATE=10/17/2011	
PAGE TITLE			
SSD CONNECTOR			
 Apple Inc.		DRAWING NUMBER 051-9277	REV D
		REVISION 2.8.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
		PAGE 45 OF 109	
		SHEET 38 OF 73	



Right USB Port A

USB Port Power Switch




Current limit per port (R4600): 2.18A min / 2.63A max


Mojo SMC Debug Mux



SYNC MASTER=211 MLB		SYNC DATE=09/30/2011	
PAGE TITLE			
External A USB3 Connector			
Apple Inc.		DESIGN NUMBER	REV D
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
2. NOT TO REPRODUCE OR COPY IT			
3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
4. ALL RIGHTS RESERVED			
		PAGE	46 OF 109
		SHEET	39 OF 73



SYNC MASTER=213 MLB NON POR		SYNC DATE=11/10/2013
PAGE TITLE Left I/O (LIO) Connector		
	DESIGNING NUMBER	051-9277 D
	REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 47 OF 109
11. NOT TO REPRODUCE OR COPY IT		SHEET 40 OF 73
12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
13. ALL RIGHTS RESERVED		



SYNC MASTER=213 HLA NON POP SYNC DATE=10/17/2011

PAGE TITLE

SMC

Apple Inc.

DATE	051-9277	REV	D
REVISION	2.8.0		

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. AND IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC. TO MAINTAIN THE CONFIDENTIALITY OF THIS INFORMATION.

PAGE 49 OF 109

SHEET 41 OF 73


© 2011 APPLE INC. ALL RIGHTS RESERVED.

SMC Reset "Button", Supervisor & AVREF Supply




MR1* and MR2* must both be low to cause manual reset. Used on mobiles to support SMC reset via keyboard. NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"




SMC Crystal Circuit

SMC USB Clock require these crystal values: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 MHz



Note: ADC10 and ADC11 are shared with comparators on Stack Board.

SMC_ADC0	SMC_CPU_VSENSE
SMC_ADC1	SMC_CPU_ISENSE
SMC_ADC2	SMC_VCCSA_VSENSE
SMC_ADC3	SMC_DCTIN_VSENSE
SMC_ADC4	SMC_HDD_ISENSE
SMC_ADC5	SMC_HDD_VSENSE
SMC_ADC6	SMC_HDD_ISENSE
SMC_ADC7	SMC_BMON_ISENSE
SMC_ADC8	SMC_HS_COMPUTING_ISENSE
SMC_ADC9	SMC_OTHER_HI_ISENSE
SMC_ADC10	SMC_I1V53_ISENSE
SMC_ADC11	SMC_CPUVCCIO_ISENSE
SMC_ADC12	SMC_GFX_VSENSE
SMC_ADC13	SMC_CPU_SA_ISENSE
SMC_ADC14	SMC_I1V50_ISENSE
SMC_ADC15	SMC_WLAN_ISENSE
SMC_ADC16	SMC_I1V50_ISENSE
SMC_ADC17	NC_SMC_ADC17
SMC_ADC18	SMC_GFX_ISENSE
SMC_ADC19	SMC_GFX_ISENSE
SMC_ADC20	NC_SMC_ADC20
SMC_ADC21	NC_SMC_ADC21
SMC_ADC22	NC_SMC_ADC22
SMC_ADC23	SMC_ADC23
SMC_GFX_OVERTEMP	SMC_GFX_OVERTEMP
SMC_GFX_THROTTLE_L	SMC_GFX_THROTTLE_L
SMC_FAN_1_CTL	NC_SMC_FAN_1_CTL
SMC_FAN_1_TACH	NC_SMC_FAN_1_TACH
ENET_ASP_GPIO	NC_ENET_ASP_GPIO
SMC_MPM5_LED_PWR	NC_SMC_MPM5_LED_PWR
SMC_MPM5_LED_CHG	NC_SMC_MPM5_LED_CHG
SYS_TDM_ONEWIRE	NC_SYS_TDM_ONEWIRE




SMC12 Eng Pkg Support


Eng Package requires 1.2V ON SMC_ADC23 pin.

SMC12 SPI Support

Series resistors are no stuffed until the topology of 2 SPI Masters are verified.




BATLOW# Isolation




Module has 3.3K PU NO STUFF PP3V3 WLAN_F

SYNC MASTER=113 MLB NON POR	SYNC DATE=11/10/2011
SMC Support	
Apple Inc.	DATE: 051-9277
	REVISION: 2.8.0
NOTICE OF PROPRIETARY PROPERTY:	PAGE: 50 OF 109
THIS INFORMATION CONTAINS HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. ANY DISCLOSURE OR REPRODUCTION OF THIS INFORMATION WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC. IS STRICTLY PROHIBITED.	SHEET: 42 OF 73


LPC+SPI Connector




SPI Bus Series Termination




SYNC MASTER=211 MLB		SYNC DATE=09/08/2011	
PAGE TITLE			
LPC+SPI Debug Connector			
DRAWING NUMBER		REV	
051-9277		D	
REVISION		REV	
2.8.0		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
11 NOT TO REPRODUCE OR COPY IT			
111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
1111 ALL RIGHTS RESERVED			
PAGE		SHEET	
51 OF 109		43 OF 73	



SMBus Connections	
Apple Inc.	DISPATCH NUMBER: 051-9277
	REVISION: 2.8.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
11. NOT TO REPRODUCE OR COPY IT	
12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
13. ALL RIGHTS RESERVED	
PAGE: 52 OF 109	SHEET: 44 OF 73




SYNC MASTER=J11 MLB		SYNC DATE=12/02/2011	
PAGE TITLE			
Voltage & Load Side Current Sensing			
Apple Inc.		DRAWING NUMBER	
		051-9277 D	
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING HEREOF IS SUBJECT TO THE FOLLOWING:			
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
2. NOT TO REPRODUCE OR COPY IT			
3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
4. ALL RIGHTS RESERVED			
PAGE		53 OF 109	
SHEET		45 OF 73	




Charger EMON (Production) Solution
 ISL6259 Gain: 36x
 Scale: 2.78k / V
 Max Vout: 3.3V at 9.167A
 EDP Current: 310A

High Side Current Sensing		
 Apple Inc.	DESIGN NUMBER	051-9277
	REVISION	D 2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING HEREOF IS SUBJECT TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2. NOT TO REPRODUCE OR COPY IT 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4. ALL RIGHTS RESERVED		PAGE 54 OF 109 SHEET 46 OF 73

CPU Proximity Sensor




TBT Die



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11780008	1	RES,WR,1/25W,100K OHM,1,0201,080	C5361		VCCIOISNS_PROD
11780008	1	RES,WR,1/25W,100K OHM,1,0201,080	C5475		AIRPORTISNS_PROD
11780008	1	RES,WR,1/25W,100K OHM,1,0201,080	C5485		HDDISNS_PROD
11780008	1	RES,WR,1/25W,100K OHM,1,0201,080	C5495		LCDKLTISNS_PROD


Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors



SYNC MASTER=211 MLB		SYNC DATE=08/01/2011	
PAGE TITLE			
Thermal Sensors			
Apple Inc.		DRAWING NUMBER 051-9277	REV D
		REVISION 2.8.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED		SEARCH PAGE 55 OF 109	SHEET 47 OF 73

FAN CONNECTOR




SYNC MASTER#K21 MLB		SYNC DATE#07/28/2011	
PAGE TITLE: Fan			
	DEPARTING NUMBER:	051-9277	REV
	REVISION:	2.8.0	D
NOTICE OF PROPRIETARY PROPERTY:		SEARCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE:	56 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I IN ALL RIGHTS RESERVED		BREV:	48 OF 73

D

D

IPD Flex Connector




C

C

B


B

Keyboard Backlight Driver & Detection



To detect keyboard backlight, SMC will tristate and read SMC_SYS_KBLED.
 If LOW, keyboard backlight present
 If HIGH, keyboard backlight not present
 R5853 always stuffed, R5854 only grounded when KB BL flex connected.

Keyboard Backlight Connector




J5815 pin 1 is grounded on keyboard backlight flex

A

A

PAGE TITLE		IPD / KBD Backlight	
DRAWING NUMBER		051-9277	
REVISION		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		57 OF 109	
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
11. NOT TO REPRODUCE OR COPY IT		49 OF 73	
12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
13. ALL RIGHTS RESERVED			



SYNC MASTER=R21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
SPI ROM			
Apple Inc.		DEVELOP NUMBER	REV
		051-9277	D
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
		SEARCH	
		PAGE	61 OF 109
		SHEET	50 OF 73
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED			

8

7

6

5

4

3

2


1

SPEAKER AMPLIFIERS

APN:35382888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ

GAIN 6DB



D

D

C

C

B

B

A

A

8

7

6


5

4


3

2


1

SYNC MASTER=211 MLB		SYNC DATE=09/30/2011	
PAGE TITLE			
AUDIO: SPEAKER AMP			
 Apple Inc.	DESIGN NUMBER	051-9277	REV
	REVISION	2.8.0	D
NOTICE OF PROPRIETARY PROPERTY:		SEARCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		62 OF 109	
11. NOT TO REPRODUCE OR COPY IT		SHEET	
12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		51 OF 73	
13. ALL RIGHTS RESERVED			

MLB to LIO Power Cable Connector




Debug LEDs
(For development only)




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11820560	1	RES,WF,1/20W,50.960OHM,1.0201,SMD	R6912		MPMS1YES
11720008	1	RES,WF,1/20W,1000OHM,1.0201,SMD	R6911		MPMS1YES


Right Speaker Connector



3.425V "G3Hot" Supply



K16-Specific
Battery Connector



SYMC MASTER:0113 ML6 ROH SHH SYMC DATE:11/29/2011

DC-In & Battery Connectors

Apple Inc.


051-9277 D

REVISION 2.8.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION TO YOU DOES NOT CONSTITUTE AN AGREEMENT BY APPLE INC. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE OR TO REPRODUCE OR COPY IT IN ANY MANNER OR TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ANY MANNER.

69 OF 109

52 OF 73



SYNC MASTER=213 HLR NON FOR		SYNC DATE=11/10/2011	
PAGE TITLE			
PBus Supply & Battery Charger			
Apple Inc.		DESIGN NUMBER	051-9277
		REVISION	D
		VERSION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. ANY REPRODUCTION OR DISSEMINATION WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC. IS STRICTLY PROHIBITED.		PAGE	70 OF 109
DO NOT REPRODUCE OR COPY IT		SHEET	53 OF 73
DO NOT REVEAL OR PUBLISH IT IN WHOLE OR PART			
IN ALL RIGHTS RESERVED			





INTEL TABLE:


VID1	VID0	Voltage
0	0	0.9v
1	0	0.8v
0	1	0.725v
1	1	0.675v


$OCF = R7141 \times 8.5\mu A / R7140$
 $OCF = 8.5A$

SYNC MASTERS=213 HLR NON FOR
 SYNC DATE=10/17/2011
 PAGE TITLE: System Agent Supply
 Apple Inc.
 DRAWING NUMBER: 051-9277 D
 REVISION: 2.8.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 11. NOT TO REPRODUCE OR COPY IT
 12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 13. ALL RIGHTS RESERVED
 PAGE: 71 OF 109
 SHEET: 54 OF 73




SYNCH MASTER=213 HLR NON FOR		SYNCH DATE=10/17/2011	
PAGE TITLE			
5V / 3.3V Power Supply			
 Apple Inc.		DRAWING NUMBER 051-9277	REV D
		REVISION 2.8.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2. NOT TO REPRODUCE OR COPY IT 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4. ALL RIGHTS RESERVED		SEARCH	PAGE 72 OF 109
		SHEET	55 OF 73






SHEET NUMBER: 011		SHEET DATE: 12/14/2011	
PAGE TITLE: CPU IMVP7 & AXG VCore Regulator			
DRAWING NUMBER: 051-9277		REV D	
REVISION: 2.8.0		SEARCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. AND IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE: 74 OF 109	
11 NOT TO REPRODUCE OR COPY IT		SHEET: 57 OF 73	
111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		111 ALL RIGHTS RESERVED	

CPU=IV Bridge ULV, AXG=GT2



PAGE TITLE		CPU INVP7 & AXG VCore Output	
Apple Inc.		DESIGN NUMBER	051-9277
NOTICE OF PROPRIETARY PROPERTY:		REVISION	2.8.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	75 OF 109
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	58 OF 73
11. NOT TO REPRODUCE OR COPY IT			
12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
13. IN ALL RIGHTS RESERVED			

CPU VCCIO (1.05V S0) Regulator



$OCP = R7641 \times 8.5\mu A / R7640$
 $OCP = 25.6A$
 $V_{out} = 0.5V \times (1 + R_a / R_b)$

Vout = 1.05V
21A Max Output
f = 300 kHz

CPU VCCIO (1.05V) Power Supply	
	DRAWING NUMBER: 051-9277 REVISION: 2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED	
PAGE: 76 OF 109 SHEET: 59 OF 73	DATE: 11/17/2011

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3

2


1

1.8V S0 Regulator




1.05V SUS LDO


Cougar Point requires STAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V SS, which burns 100mW in all S-states.











1.5V S0 LDO



1.05V S0 LDO




SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
Misc Power Supplies			
Apple Inc.		DATE	REV
		051-9277	D
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
2. NOT TO REPRODUCE OR COPY IT			
3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
4. ALL RIGHTS RESERVED			
		PAGE	
		77 OF 109	
		SHEET	
		60 OF 73	



SYNC MASTER=k21 MLB SYNC DATE=07/28/2011

PAGE TITLE	
Power FETs	
DESIGN NUMBER	051-9277
REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION IS SOLELY FOR THE PURPOSES OF THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2. TO REPRODUCE OR COPY IT 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4. ALL RIGHTS RESERVED	
PAGE	78 OF 109
SHEET	61 OF 73



3.3V/HV Power MUX



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,HP,1/20W,17.0K,1,0201	R9410,R9413		TBTHV:P15V
118S0145	2	RES,HP,1/20W,17.0K,1,0201	R9411,R9414		TBTHV:P12V

Nominal	Min	Max	
IVS0/G3	1120mA	1090mA	1170mA (12W minimum)



SYNC MASTER=211 MIB SYNC DATE=10/01/2011

Thunderbolt Connector A


Apple Inc.

OS1-9277

2.8.0

94 OF 109

64 OF 73



PPSW SW LDCBKLTT FET

MOSEFT	F0CK3RAFX
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.45 A (REF)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
10380198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0.042, 0%	R9717, R9718, R9719		BKLT:ENG
10380198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0.042, 0%	R9720, R9721, R9722		BKLT:END

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=K21 MLB SYNC DATE=07/28/2011

PAGE TITLE: LCD Backlight Driver

Apple Inc.

051-9277

2.8.0

97 OF 109

65 OF 73

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. AND IS TO BE MAINTAINED IN CONFIDENCE. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_458	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27F48	*	=27F4_OHM_SE	=27F4_OHM_SE	=27F4_OHM_SE	=27F4_OHM_SE	0.100 MM	0.100 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2X_DIELECTRIC	?
CPU_AGTL	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_8MIL	*	*	CPU_8MIL_2ANY	CPU_8MIL_2ANY	*	8 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_ITP	*	*	CPU_ITP_2ANY	CPU_ITP_2ANY	*	=4X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP	*	*	CPU_COMP_2SELF	CPU_COMP_2SELF	TOP,BOTTOM	=6X_DIELECTRIC	?
CPU_COMP	*	*	CPU_COMP_2OTHER	CPU_COMP_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	*	=4X_DIELECTRIC	?
CPU_COMP_2OTHER	*	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE	*	*	CPU_VCCSENSE_2SELF	CPU_VCCSENSE_2SELF	TOP,BOTTOM	=6X_DIELECTRIC	?
CPU_VCCSENSE	*	*	CPU_VCCSENSE_2OTHER	CPU_VCCSENSE_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	*	=4X_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	*	=6X_DIELECTRIC	?

PCI-Express Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
CLK_PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

PCIE Clock Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE	*	*	CLK_PCIE_2SELF	CLK_PCIE_2SELF	TOP,BOTTOM	=6X_DIELECTRIC	?
CLK_PCIE	*	*	CLK_PCIE_2OTHER	CLK_PCIE_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	*	=4X_DIELECTRIC	?
CLK_PCIE_2OTHER	*	=6X_DIELECTRIC	?

CPU PCIE Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_CPU_TX	*	*	PCIE_TX2TX	PCIE_TX2TX	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_CPU_RX	*	*	PCIE_RX2RX	PCIE_RX2RX	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2OTHERTX	PCIE_TX2OTHERTX	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_CPU_RX	*_CPU_RX	*	PCIE_RX2OTHERRX	PCIE_RX2OTHERRX	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2RX	PCIE_TX2RX	TOP,BOTTOM	=7X_DIELECTRIC	?
PCIE_CPU_RX	*_CPU_RX	*	PCIE_RX2TX	PCIE_RX2TX	TOP,BOTTOM	=7X_DIELECTRIC	?
PCIE_CPU_TX	*_TX	*	PCIE_20OTHERS	PCIE_20OTHERS	TOP,BOTTOM	=6X_DIELECTRIC	?
PCIE_CPU_RX	*_TX	*	PCIE_20OTHERS	PCIE_20OTHERS	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_CPU_TX	*_RX	*	PCIE_20OTHERS	PCIE_20OTHERS			
PCIE_CPU_RX	*_RX	*	PCIE_20OTHERS	PCIE_20OTHERS			
PCIE_CPU_TX	*	*	PCIE_20OTHER	PCIE_20OTHER			
PCIE_CPU_RX	*	*	PCIE_20OTHER	PCIE_20OTHER			

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	*	*	PCIE_TX2TX	PCIE_TX2TX	*	=2.5X_DIELECTRIC	?
PCIE_RX2RX	*	*	PCIE_RX2RX	PCIE_RX2RX	*	=2.5X_DIELECTRIC	?
PCIE_TX2OTHERTX	*	*	PCIE_TX2OTHERTX	PCIE_TX2OTHERTX	*	=4X_DIELECTRIC	?
PCIE_RX2OTHERRX	*	*	PCIE_RX2OTHERRX	PCIE_RX2OTHERRX	*	=4X_DIELECTRIC	?
PCIE_TX2RX	*	*	PCIE_TX2RX	PCIE_TX2RX	*	=6X_DIELECTRIC	?
PCIE_RX2TX	*	*	PCIE_RX2TX	PCIE_RX2TX	*	=6X_DIELECTRIC	?
PCIE_20OTHERS	*	*	PCIE_20OTHERS	PCIE_20OTHERS	*	=4X_DIELECTRIC	?
PCIE_20OTHER	*	*	PCIE_20OTHER	PCIE_20OTHER	*	=3X_DIELECTRIC	?

PCH PCIE Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_PCH_TX	*	*	PCIE_TX2TX	PCIE_TX2TX	*	=6X_DIELECTRIC	?
PCIE_PCH_RX	*	*	PCIE_RX2RX	PCIE_RX2RX	*	=6X_DIELECTRIC	?
PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHERTX	PCIE_TX2OTHERTX	*	=6X_DIELECTRIC	?
PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHERRX	PCIE_RX2OTHERRX	*	=6X_DIELECTRIC	?
PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2RX	PCIE_TX2RX	*	=6X_DIELECTRIC	?
PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2TX	PCIE_RX2TX	*	=6X_DIELECTRIC	?
PCIE_PCH_TX	*_TX	*	PCIE_20OTHERS	PCIE_20OTHERS	*	=6X_DIELECTRIC	?
PCIE_PCH_RX	*_TX	*	PCIE_20OTHERS	PCIE_20OTHERS	*	=6X_DIELECTRIC	?
PCIE_PCH_TX	*_RX	*	PCIE_20OTHERS	PCIE_20OTHERS	*	=6X_DIELECTRIC	?
PCIE_PCH_RX	*_RX	*	PCIE_20OTHERS	PCIE_20OTHERS	*	=6X_DIELECTRIC	?
PCIE_PCH_TX	*	*	PCIE_20OTHER	PCIE_20OTHER	*	=6X_DIELECTRIC	?
PCIE_PCH_RX	*	*	PCIE_20OTHER	PCIE_20OTHER	*	=6X_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDO_1.0 and the spacing rule is adjusted per SI team feedback.

Note: DisplayPort tables are on Page 103

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
DMI_S2N	PCIE_80D	PCIE_PCH_TX	DMI_S2N P<3:0>
DMI_S2N	PCIE_80D	PCIE_PCH_TX	DMI_S2N N<3:0>
DMI_N2S	PCIE_80D	PCIE_PCH_RX	DMI_N2S P<3:0>
DMI_N2S	PCIE_80D	PCIE_PCH_RX	DMI_N2S N<3:0>
FDI_DATA	PCIE_80D	PCIE_PCH_RX	FDI_DATA P<7:10>
FDI_DATA	PCIE_80D	PCIE_PCH_RX	FDI_DATA N<7:10>
CPU_458	CPU_AGTL	FDI_LSYNC<1..0>	
CPU_458	CPU_AGTL	FDI_LSYNC<1..0>	
CPU_458	CPU_AGTL	FDI_INT	
CPU_PECT	CPU_458	CPU_COMP	CPU_PECT
PM_SYNC	CPU_458	CPU_AGTL	PM_SYNC
PM_MEM_PWRGD	CPU_458	CPU_AGTL	PM_MEM_PWRGD
CPU_458	CPU_ITP	XDP_DBRESE L	
CPU_458	CPU_ITP	XDP_CPU_PRDY L	
CPU_458	CPU_ITP	XDP_CPU_FREQ L	
CPU_27F48	CPU_COMP	BDP_COMP	
CPU_27F48	CPU_COMP	CPU_PEG_COMP	
CPU_SM_RCOMP	CPU_27F48	CPU_COMP	CPU_SM_RCOMP<0>
CPU_SM_RCOMP	CPU_27F48	CPU_COMP	CPU_SM_RCOMP<1>
CPU_SM_RCOMP	CPU_27F48	CPU_COMP	CPU_SM_RCOMP<2>
CPU_458	CPU_ITP	CPU_CPC11..0	
CPU_458	CPU_AGTL	CPU_CATERR L	
CPU_458	CPU_AGTL	CPU_VCCIO_SEL	
CPU_458	CPU_AGTL	CPU_PROCHOT L	
CPU_PWRGD	CPU_458	CPU_AGTL	CPU_PWRGD
PM_THERMTRIP_I	CPU_458	CPU_AGTL	PM_THERMTRIP L
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M CPU P
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M CPU N
DP11_REF_CLK100M	CLK_PCIE_80D	CLK_PCIE	DP11_REF_CLK100M
DP11_REF_CLK100M	CLK_PCIE_80D	CLK_PCIE	DP11_REF_CLK100M
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M P
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M N
ITPXPDP_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPXPDP_CLK100M P
ITPXPDP_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPXPDP_CLK100M N
XDP_CPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	XDP_CPU_CLK100M P
XDP_CPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	XDP_CPU_CLK100M N
XDP_CPU_TDI	CPU_458	CPU_ITP	XDP_CPU_TDI
XDP_CPU_TDO	CPU_458	CPU_ITP	XDP_CPU_TDO
XDP_CPU_TMS	CPU_458	CPU_ITP	XDP_CPU_TMS
XDP_CPU_TCK	CPU_458	CPU_ITP	XDP_CPU_TCK
XDP_CPU_TRST_I	CPU_458	CPU_ITP	XDP_CPU_TRST L
XDP_BPM_L_CFG	CPU_458	CPU_ITP	XDP_BPM_L<3..0>
XDP_BPM_L_R_CFG	CPU_458	CPU_ITP	XDP_BPM_L<7..4>
(XDP_BPM_L_R_CFG)	CPU_458	CPU_ITP	XDP_OBSDATA_B<3..0>
(ESB_CPURST_1)	CPU_458	CPU_ITP	CPU_CPC11..12
(ESB_CPURST_1)	CPU_458	CPU_ITP	XDP_CPURST L
CPU_VCCSENSE	SENSE_I701_P2MH	CPU_VCCSENSE	CPU_VCCSENSE P
CPU_VCCSENSE	SENSE_I701_P2MH	CPU_VCCSENSE	CPU_VCCSENSE N
CPU_VCCIOSENSE	SENSE_I701_P2MH	CPU_VCCIOSENSE	CPU_VCCIOSENSE P
CPU_VCCIOSENSE	SENSE_I701_P2MH	CPU_VCCIOSENSE	CPU_VCCIOSENSE N
CPU_AXG_SENSE	SENSE_I701_P2MH	CPU_VCCSENSE	CPU_AXG_SENSE P
CPU_AXG_SENSE	SENSE_I701_P2MH	CPU_VCCSENSE	CPU_AXG_SENSE N
CPU_VALSENSE	CPU_27F48	CPU_VCCSENSE	CPU_VDDO_SENSE P
CPU_VALSENSE	CPU_27F48	CPU_VCCSENSE	CPU_VDDO_SENSE N
CPU_VALSENSE	CPU_27F48	CPU_VCCSENSE	CPU_AXG_VALSENSE P
CPU_VALSENSE	CPU_27F48	CPU_VCCSENSE	CPU_AXG_VALSENSE N
CPU_VALSENSE	CPU_27F48	CPU_VCCSENSE	CPU_VCC_VALSENSE P
CPU_VALSENSE	CPU_27F48	CPU_VCCSENSE	CPU_VCC_VALSENSE N
CPU_VIDALERT_I	CPU_458	CPU_COMP	CPU_VIDALERT L
CPU_VIDSLCK	CPU_458	CPU_COMP	CPU_VIDSLCK
CPU_VIDSOUT	CPU_458	CPU_COMP	CPU_VIDSOUT
PCIE_CPU_MUX_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D C P<0>
PCIE_CPU_MUX_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D C N<0>
PCIE_CPU_MUX_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D MUX IN P
PCIE_CPU_MUX_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D MUX IN N
PCIE_CPU_MUX_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R P<0>
PCIE_CPU_MUX_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R N<0>
PCIE_CPU_MUX_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R MUX OUT P
PCIE_CPU_MUX_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R MUX OUT N
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_R2D C P<1>
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_R2D C N<1>
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D P<1>
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D N<1>
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R P<1>
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R N<1>
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R C P<1>
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R C N<1>
PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD P
PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD N
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML P<3..0>
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML N<3..0>
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_F P<3..0>
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_F N<3..0>
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH C P
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH C N
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH P
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH N

DMI/FDI

PCie SSD

DP

SYNCH MASTERS=213 CONSTRAINTS SYNCH DATE=01/11/2015

PAGE TITLE

CPU Constraints

DATE	051-9277	REV	D
REVISION	2.8.0		
BRANCH			
PAGE	100 OF 109		
SHEET	66 OF 73		

NOTICE OF PROPRIETARY PROPERTY: THIS INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING HEREOF IS SUBJECT TO THE FOLLOWING: 1. TO MAINTAIN THE CONFIDENTIALITY OF THIS DOCUMENT IN WHOLE OR PART 11. NOT TO REPRODUCE OR COPY IT 12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 13. ALL RIGHTS RESERVED

Memory Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM_45S, MEM_72D, MEM_80D.

Spacing Rule Sets

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM_DATA2SELF, MEM_DQS20WDATA, MEM_CMD2CMD, MEM_CMD2CTRL, MEM_CTRL2CTRL, MEM_CLK2CLK, MEM_ZOTHERMEM, MEM_P2PW, MEM_G2ND, MEM_ZOTHER.

Table with 3 columns: PalPilot Spacing, "Real" Spacing. Rows include MEM_DATA2SELF, MEM_DQS20WDATA, MEM_CMD2CMD, MEM_CMD2CTRL, MEM_CTRL2CTRL, MEM_CLK2CLK, MEM_ZOTHERMEM, MEM_P2PW, MEM_G2ND, MEM_ZOTHER.

Memory to Power Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_PWR, MEM_GND.

Memory to GND Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes GND.

Memory Bus Spacing Group Assignments

Large table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_A_DQS_0-7, MEM_B_DQS_0-7, MEM_A_DATA_0-7, MEM_B_DATA_0-7, MEM_CMD, MEM_CTRL, MEM_ZOTHERMEM, MEM_ZOTHER.

Memory Net Properties

Table with 3 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING. Rows include MEM_A_CLK, MEM_A_CTRL, MEM_A_CMD, MEM_A_DQS, MEM_A_DATA, MEM_A_POW, MEM_B_CLK, MEM_B_CTRL, MEM_B_CMD, MEM_B_DQS, MEM_B_DATA, MEM_B_POW, MEM_PWR.

Memory Constraints summary box containing Apple Inc. logo, version 2.8.0, page 101 of 109, and date 05/19/27.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_458	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_458	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3X_DIELECTRIC	?
CLK_LPC	*	=4X_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for IbeX Peak M (DG-398905-398905_v1.5), Section 3.15

SMBUS Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_458_R_508	TOP,BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SMB_458_R_508	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_458	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2X_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for IbeX Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_458	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4X_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_458	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4X_DIELECTRIC	?

XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FCH_458	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FCH_ITP	*	=2:1_SPACING	?

DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3X_DIELECTRIC	?	DP_2DP	TOP,BOTTOM	=4X_DIELECTRIC	?
DP_2OTHERHS	*	=4X_DIELECTRIC	?	DP_2OTHERHS	TOP,BOTTOM	=6X_DIELECTRIC	?
DP_2OTHER	*	=3X_DIELECTRIC	?	DP_2OTHER	TOP,BOTTOM	=4X_DIELECTRIC	?
DP_AUX	*	=3X_DIELECTRIC	?	DP_AUX	TOP,BOTTOM	=4X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_458	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_458	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2X_DIELECTRIC	?
CLK_25M	*	=5X_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	PHYSICAL	SPACING
LPC_AD	LPC_458	LPC	LPC_AD<3..0>
LPC_FRAME_L	LPC_458	LPC	LPC_FRAME_L
LPC_FRAME_U	LPC_458	LPC	LPCPLUS_RESET_L
LPC_CLK33M	CLK_LPC_458	CLK_LPC	LPC_CLK33M_SMC
LPC_CLK33M	CLK_LPC_458	CLK_LPC	LPC_CLK33M_SMC_R
LPC_CLK33M	CLK_LPC_458	CLK_LPC	LPC_CLK33M_LPCPLUS
LPC_CLK33M	CLK_LPC_458	CLK_LPC	LPC_CLK33M_LPCPLUS_R
LPC_CLK33M	CLK_LPC_458	CLK_LPC	PCH_CLK33M_PCIN
LPC_CLK33M	CLK_LPC_458	CLK_LPC	PCH_CLK33M_PCIOUP
SMBUS_PCH_CLK	SMB_458_R_508	SMB	SMBUS_PCH_CLK
SMBUS_PCH_DATA	SMB_458_R_508	SMB	SMBUS_PCH_DATA
SMBUS_PCH_0_CLK	SMB_458_R_508	SMB	SMB_PCH_0_CLK
SMBUS_PCH_0_DATA	SMB_458_R_508	SMB	SMB_PCH_0_DATA
SMBUS_SMC_1_80_SCL	SMB_458_R_508	SMB	SMB_PCH_1_CLK
SMBUS_SMC_1_80_SDA	SMB_458_R_508	SMB	SMB_PCH_1_DATA
HDA_BIT_CLK	HDA_458	HDA	HDA_BIT_CLK
HDA_SYNC	HDA_458	HDA	HDA_BIT_CLK_R
HDA_SYNC	HDA_458	HDA	HDA_SYNC
HDA_RST_L	HDA_458	HDA	HDA_RST_R_L
HDA_RST_U	HDA_458	HDA	HDA_RST_R_U
HDA_SDIN0	HDA_458	HDA	HDA_SDIN0
HDA_SDOUT	HDA_458	HDA	HDA_SDOUT
PH_SMB_CLK	CLK_SLOW_458	CLK_SLOW	PH_CLK32K_SUSCLK_R
SPT_CLK	SPT_458	SPT	SMC_CLK32K
SPT_MOST	SPT_458	SPT	SPT_CLK
SPT_MISO	SPT_458	SPT	SPT_CLK
SPT_CS0	SPT_458	SPT	SPT_MOST_R
SPT_CS0_L	SPT_458	SPT	SPT_MOST
SPT_CS0_U	SPT_458	SPT	SPT_MISO
SPT_SMC_CLK	SPT_458	SPT	SPT_CS0_R_L
SPT_SMC_MOST	SPT_458	SPT	SPT_CS0_L
SPT_SMC_MISO	SPT_458	SPT	SPT_SMC_CLK
SPT_SMC_CS_L	SPT_458	SPT	SPT_SMC_MOST
SPT_SMC_CS_U	SPT_458	SPT	SPT_SMC_MISO
SPT_MLB_CLK	SPT_458	SPT	SPT_SMC_CS_L
SPT_MLB_MOST	SPT_458	SPT	SPT_MLB_CLK
SPT_MLB_MISO	SPT_458	SPT	SPT_MLB_MOST
SPT_MLB_CS_L	SPT_458	SPT	SPT_MLB_MISO
SPT_MLB_CS_U	SPT_458	SPT	SPT_MLB_CS_L
PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_P
PCIE_AP_R2D	PCIE_80D	PCIE_PCH_RX	PCIE_AP_R2D_N
PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_C_P
PCIE_AP_R2D	PCIE_80D	PCIE_PCH_RX	PCIE_AP_R2D_C_N
PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_P
PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_N
PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_P
PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_N
PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_P<3..0>
PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_R2D_N<3..0>
PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_P<3..0>
PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_R2D_C_N<3..0>
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_P<3..0>
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_N<3..0>
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_P<3..0>
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_N<3..0>
PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT_P
PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT_N
PCIE_CLK100M_P	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_P
PCIE_CLK100M_N	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_N
XDP_TDI	PCH_458	PCH_ITP	XDP_PCH_TDI
XDP_TDO	PCH_458	PCH_ITP	XDP_PCH_TDO
XDP_TMS	PCH_458	PCH_ITP	XDP_PCH_TMS
XDP_TCK	PCH_458	PCH_ITP	XDP_PCH_TCK

Chipset Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	PHYSICAL	SPACING
DP_TBT_ML	DE_80D	DE_TX	DP_TBTSNKO_ML_P<3..0>
DP_TBT_ML	DE_80D	DE_TX	DP_TBTSNKO_ML_N<3..0>
DP_TBT_ML	DE_80D	DE_TX	DP_TBTSNKO_ML_C_P<3..0>
DP_TBT_ML	DE_80D	DE_TX	DP_TBTSNKO_ML_C_N<3..0>
DP_TBT_AUXCH	DE_80D	DE_AUX	DP_TBTSNKO_AUXCH_P
DP_TBT_AUXCH	DE_80D	DE_AUX	DP_TBTSNKO_AUXCH_N
DP_TBT_AUXCH	DE_80D	DE_AUX	DP_TBTSNKO_AUXCH_C_P
DP_TBT_AUXCH	DE_80D	DE_AUX	DP_TBTSNKO_AUXCH_C_N
DP_TBT_ML	DE_80D	DE_TX	DP_TBTSNK1_ML_P<3..0>
DP_TBT_ML	DE_80D	DE_TX	DP_TBTSNK1_ML_N<3..0>
DP_TBT_ML	DE_80D	DE_TX	DP_TBTSNK1_ML_C_P<3..0>
DP_TBT_ML	DE_80D	DE_TX	DP_TBTSNK1_ML_C_N<3..0>
DP_TBT_AUXCH	DE_80D	DE_AUX	DP_TBTSNK1_AUXCH_P
DP_TBT_AUXCH	DE_80D	DE_AUX	DP_TBTSNK1_AUXCH_N
DP_TBT_AUXCH	DE_80D	DE_AUX	DP_TBTSNK1_AUXCH_C_P
DP_TBT_AUXCH	DE_80D	DE_AUX	DP_TBTSNK1_AUXCH_C_N

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	PHYSICAL	SPACING
SYSCLK_CLK32K_RTC	CLK_SLOW_458	CLK_SLOW	SYSCLK_CLK32K_RTC
SYSCLK_CLK25M_SB	CLK_25M_458	CLK_25M	SYSCLK_CLK25M_SB
SYSCLK_CLK25M_TB	CLK_25M_458	CLK_25M	SYSCLK_CLK25M_TB
SYSCLK_CLK25M_TBT	CLK_25M_458	CLK_25M	SYSCLK_CLK25M_TBT
SYSCLK_CLK25M_TBT	CLK_25M_458	CLK_25M	SYSCLK_CLK25M_TBT_R
SYSCLK_CLK25M_XTAL	CLK_25M_458	CLK_25M	SYSCLK_CLK25M_X1
SYSCLK_CLK25M_XTAL	CLK_25M_458	CLK_25M	SYSCLK_CLK25M_X2
SYSCLK_CLK25M_XTAL	CLK_25M_458	CLK_25M	SYSCLK_CLK25M_X2_R

SYNC MASTER=213 CONSTRAINTS SYNC DATE=01/11/2015
 PAGE TITLE PCH Constraints 2
 Apple Inc.
 DRAWING NUMBER: 051-9277
 REVISION: 2.8.0
 NOTICE OF PROPRIETARY PROPERTY:
 THIS DOCUMENT CONTAINS HEREIN THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS DOCUMENT IS THE RESULT OF A CONFIDENTIALITY AGREEMENT WITH YOU. YOU ARE TO MAINTAIN THIS DOCUMENT IN CONFIDENCE AND NOT TO REPRODUCE OR COPY IT IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE INC. IF YOU ARE NOT THE ADDRESSEE OF THIS DOCUMENT, YOU SHOULD NOT DISSEMINATE OR TAKE ANY ACTION IN RELIANCE ON THE CONTENTS HEREIN.
 PAGE: 103 OF 109
 SHEET: 69 OF 73

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW HOLES OR LAYERS?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW HOLES OR LAYERS?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX	TBTDP_TX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX	TBTDP_RX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX	TBTDP_2OTHERS	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_TX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT_A_R2D_C P<1..0>
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT_A_R2D_C N<1..0>
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT_A_R2D_P<1..0>
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT_A_R2D_N<1..0>
DP_TBTEA_ML1	DP_80D	DP_TX	DP_TBTEA_ML_C P<1>
DP_TBTEA_ML1	DP_80D	DP_TX	DP_TBTEA_ML_C N<1>
DP_TBTEA_ML1	DP_80D	DP_TX	DP_TBTEA_ML_C P<3>
DP_TBTEA_ML1	DP_80D	DP_TX	DP_TBTEA_ML_C N<3>
DP_80D	DP_TX	DP_TBTEA_ML_P<3..1:2>	
DP_80D	DP_TX	DP_TBTEA_ML_N<3..1:2>	
DP_80D	DP_TX	DP_A_15X_ML_P<1>	
DP_80D	DP_TX	DP_A_15X_ML_N<1>	
TBTDP_80D	TBTDP_RX	TBT_A_D2R_C P<1..0>	
TBTDP_80D	TBTDP_RX	TBT_A_D2R_C N<1..0>	
TBT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT_A_D2R_P<1>
TBT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT_A_D2R_N<1>
TBT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT_A_D2R_P<0>
TBT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT_A_D2R_N<0>
TBT_A_AUXCH	DP_80D	DP_AUX	DP_TBTEA_AUXCH_C P
TBT_A_AUXCH	DP_80D	DP_AUX	DP_TBTEA_AUXCH_C N
TBT_A_AUXCH	DP_80D	DP_AUX	DP_TBTEA_AUXCH_P
TBT_A_AUXCH	DP_80D	DP_AUX	DP_TBTEA_AUXCH_N
DP_80D	DP_AUX	DP_A_AUXCH_DDC_P	
DP_80D	DP_AUX	DP_A_AUXCH_DDC_N	
TBTDP_80D	TBTDP_RX	TBT_A_D2R1_AUXDDC_P	
TBTDP_80D	TBTDP_RX	TBT_A_D2R1_AUXDDC_N	
TBT_B_R2D	TBTDP_80D	TBTDP_TX	TBT_B_R2D_C P<1..0>
TBT_B_R2D	TBTDP_80D	TBTDP_TX	TBT_B_R2D_C N<1..0>
TBT_B_R2D	TBTDP_80D	TBTDP_TX	TBT_B_R2D_P<1..0>
TBT_B_R2D	TBTDP_80D	TBTDP_TX	TBT_B_R2D_N<1..0>
DP_TBTFB_ML	DP_80D	DP_TX	DP_TBTFB_ML_C P<3..1:2>
DP_TBTFB_ML	DP_80D	DP_TX	DP_TBTFB_ML_C N<3..1:2>
DP_80D	DP_TX	DP_TBTFB_ML_P<3..1:2>	
DP_80D	DP_TX	DP_TBTFB_ML_N<3..1:2>	
DP_80D	DP_TX	DP_B_15X_ML_P<1>	
DP_80D	DP_TX	DP_B_15X_ML_N<1>	
TBTDP_80D	TBTDP_RX	TBT_B_D2R_C P<1..0>	
TBTDP_80D	TBTDP_RX	TBT_B_D2R_C N<1..0>	
TBT_B_D2R	TBTDP_80D	TBTDP_RX	TBT_B_D2R_P<1..0>
TBT_B_D2R	TBTDP_80D	TBTDP_RX	TBT_B_D2R_N<1..0>
TBT_B_AUXCH	DP_80D	DP_AUX	DP_TBTFB_AUXCH_C P
TBT_B_AUXCH	DP_80D	DP_AUX	DP_TBTFB_AUXCH_C N
TBT_B_AUXCH	DP_80D	DP_AUX	DP_TBTFB_AUXCH_P
TBT_B_AUXCH	DP_80D	DP_AUX	DP_TBTFB_AUXCH_N
DP_80D	DP_AUX	DP_B_AUXCH_DDC_P	
DP_80D	DP_AUX	DP_B_AUXCH_DDC_N	
TBTDP_80D	TBTDP_RX	TBT_B_D2R1_AUXDDC_P	
TBTDP_80D	TBTDP_RX	TBT_B_D2R1_AUXDDC_N	

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
DP_TBTSRC_ML_C P<3..0>	DP_80D	DP_TX	DP_TBTSRC_ML_C P<3..0>
DP_TBTSRC_ML_C N<3..0>	DP_80D	DP_TX	DP_TBTSRC_ML_C N<3..0>
DP_TBTSRC_AUXCH_C P	DP_80D	DP_AUX	DP_TBTSRC_AUXCH_C P
DP_TBTSRC_AUXCH_C N	DP_80D	DP_AUX	DP_TBTSRC_AUXCH_C N
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT_SPI_CLK
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT_SPI_MOSI
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT_SPI_MISO
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT_SPI_CS_L

Only used on hosts supporting Thunderbolt video-in

SYNC MASTERS=213 CONSTRAINTS		SYNC DATE=01/11/2015	
PAGE TITLE			
Thunderbolt Constraints			
		DATE	REV
		051-9277	D
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		SEARCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	105 OF 109
11. NOT TO REPRODUCE OR COPY IT		SHEET	70 OF 73
11.1. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
11.2. ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
<input type="checkbox"/> SMBUS_SMC_0_S0_SCL	SMB_458_R_508	SMB	SMBUS_SMC_0_S0_SCL
<input type="checkbox"/> SMBUS_SMC_0_S0_SDA	SMB_458_R_508	SMB	SMBUS_SMC_0_S0_SDA
<input type="checkbox"/> SMBUS_SMC_1_S0_SCL	SMB_458_R_508	SMB	SMBUS_SMC_1_S0_SCL
<input type="checkbox"/> SMBUS_SMC_1_S0_SDA	SMB_458_R_508	SMB	SMBUS_SMC_1_S0_SDA
<input type="checkbox"/> SMBUS_SMC_2_S3_SCL	SMB_458_R_508	SMB	SMBUS_SMC_2_S3_SCL
<input type="checkbox"/> SMBUS_SMC_2_S3_SDA	SMB_458_R_508	SMB	SMBUS_SMC_2_S3_SDA
<input type="checkbox"/> SMBUS_SMC_3_SCL	SMB_458_R_508	SMB	SMBUS_SMC_3_SCL
<input type="checkbox"/> SMBUS_SMC_3_SDA	SMB_458_R_508	SMB	SMBUS_SMC_3_SDA
<input type="checkbox"/> SMBUS_SMC_5_G1_SCL	SMB_458_R_508	SMB	SMBUS_SMC_5_G3_SCL
<input type="checkbox"/> SMBUS_SMC_5_G3_SDA	SMB_458_R_508	SMB	SMBUS_SMC_5_G3_SDA

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
<input type="checkbox"/> SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSI_P
<input type="checkbox"/> SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSI_N
<input type="checkbox"/> SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSI_R_P
<input type="checkbox"/> SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSI_R_N
<input type="checkbox"/> SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSO_P
<input type="checkbox"/> SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSO_N
<input type="checkbox"/> SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSO_R_P
<input type="checkbox"/> SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSO_R_N

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=213 CONSTRAINTS		SYNC DATE=01/11/2012	
PAGE TITLE			
SMC Constraints			
 Apple Inc.	DATE/TIME NUMBER	REV	
	051-9277	D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		2.8.0	
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SEARCH	
11. NOT TO REPRODUCE OR COPY IT		PAGE	106 OF 109
111. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	71 OF 73
11V ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_I101_45S	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
SENSE_I101_P2MM	*	=1:1_DIFFPAIR	0.200 MM	0.100 MM	=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_I101_45S	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
SPKR_DIFFPAIR	*	=1:1_DIFFPAIR	0.300 MM	0.100 MM	=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	7
THERM	*	=2:1_SPACING	7
AUDIO	*	=2:1_SPACING	7

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	7

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

J11/J13 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
SENSE_DIFFPAIR	THERM_I101_45S	THERM	INLET_THMSNS_D1_P
SENSE_DIFFPAIR	THERM_I101_45S	THERM	INLET_THMSNS_D1_N
SENSE_DIFFPAIR	THERM_I101_45S	THERM	TBT_THERMD_P
SENSE_DIFFPAIR	THERM_I101_45S	THERM	TBT_THERMD_N
SENSE_DIFFPAIR	THERM_I101_45S	THERM	TBT_MLBOOT_THMSNS_P
SENSE_DIFFPAIR	THERM_I101_45S	THERM	TBT_MLBOOT_THMSNS_N
SENSE_DIFFPAIR	THERM_I101_45S	THERM	TBTTHMSNS_D2_R_P
SENSE_DIFFPAIR	THERM_I101_45S	THERM	TBTTHMSNS_D2_R_N
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	CPU_THERMD_P
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	CPU_THERMD_N
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	CPUTHMSNS_D2_P
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	CPUTHMSNS_D2_N
SENSE_DIFFPAIR	SENSE_I101_P2MM	SENSE	CPUVCCIO80_CS_N
SENSE_DIFFPAIR	SENSE_I101_P2MM	SENSE	CPUVCCIO80_CS_P
SENSE_DIFFPAIR	SENSE_I101_P2MM	SENSE	CPUIMVF_ISNS1_P
SENSE_DIFFPAIR	SENSE_I101_P2MM	SENSE	CPUIMVF_ISNS1_N
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	CPUIMVF_ISUM_R_P
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	CPUIMVF_ISUM_R_N
SENSE_DIFFPAIR	SENSE_I101_P2MM	SENSE	CPUIMVF_ISNS1G_P
SENSE_DIFFPAIR	SENSE_I101_P2MM	SENSE	CPUIMVF_ISNS1G_N
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	CPUIMVF_ISUMG_R_P
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	CPUIMVF_ISUMG_R_N
SENSE_DIFFPAIR	SENSE_I101_P2MM	SENSE	VCCSAS0_CS_P
SENSE_DIFFPAIR	SENSE_I101_P2MM	SENSE	VCCSAS0_CS_N
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	VCCSASNS_R_P
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	VCCSASNS_R_N
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_3V350_P
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_3V350_N
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_3V350_R_P
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_3V350_R_N
SENSE_DIFFPAIR	SENSE_I101_P2MM	SENSE	CPUIMVF_ISUMG_P
SENSE_DIFFPAIR	SENSE_I101_P2MM	SENSE	CPUIMVF_ISUMG_N
SENSE_DIFFPAIR	SENSE_I101_P2MM	SENSE	CPUIMVF_ISUM_P
SENSE_DIFFPAIR	SENSE_I101_P2MM	SENSE	CPUIMVF_ISUM_N
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_HS_COMPUTING_N
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_HS_COMPUTING_P
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_HS_OTHER_N
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_HS_OTHER_P
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_IV5_S3_N
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_IV5_S3_P
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_AIRPORT_N
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_AIRPORT_P
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_SSD_N
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_SSD_P
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_LCDBKIT_N
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_LCDBKIT_P
AUD_DIFF	1:1_DIFFPAIR	AUDIO	SPKRAMP_INR_P
AUD_DIFF	1:1_DIFFPAIR	AUDIO	SPKRAMP_INR_N
SPKR_OUT	1:1_DIFFPAIR	AUDIO	MAX98300_R_P
SPKR_OUT	1:1_DIFFPAIR	AUDIO	MAX98300_R_N
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT_P
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT_N
SB_POWER		PP3V3_S5	
SB_POWER		PP3V3_S0	
GND		GND	

D


C

B

A

SYNC MASTER=213 CONSTRAINTS SYNC DATE=01/11/2013
PAGE TITLE

Project Specific Constraints

 Apple Inc.

DESIGNING NUMBER: 051-9277
REVISION: 2.8.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
11. NOT TO REPRODUCE OR COPY IT
12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
13. ALL RIGHTS RESERVED

SEARCH: 108 OF 109
PAGE: 72 OF 73

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

J11/J13 Board-Specific Spacing & Physical Constraints

BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA			MM	16.2
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP,BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP,BOTTOM	Y	0.310 MM	0.310 MM			
27F4_OHM_SE	ISL2, ISL11	Y	0.182 MM	0.182 MM			
27F4_OHM_SE	ISL3, ISL10	Y	0.182 MM	0.182 MM			
27F4_OHM_SE	ISL4, ISL9	Y	0.182 MM	0.182 MM			
27F4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP,BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2, ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3, ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4, ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2, ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3, ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4, ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2, ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3, ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4, ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	TOP,BOTTOM	Y	0.165 MM	0.165 MM	0.130 MM	0.130 MM	
72_OHM_DIFF	ISL2, ISL11	Y	0.109 MM	0.109 MM	0.150 MM	0.150 MM	
72_OHM_DIFF	ISL3, ISL10	Y	0.109 MM	0.109 MM	0.150 MM	0.150 MM	
72_OHM_DIFF	ISL4, ISL9	Y	0.114 MM	0.114 MM	0.150 MM	0.150 MM	
72_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP,BOTTOM	Y	0.132 MM	0.132 MM	0.130 MM	0.130 MM	
80_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM	0.115 MM	0.115 MM	
80_OHM_DIFF	ISL3, ISL10	Y	0.081 MM	0.081 MM	0.115 MM	0.115 MM	
80_OHM_DIFF	ISL4, ISL9	Y	0.088 MM	0.088 MM	0.110 MM	0.110 MM	
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1x_DIELECTRIC	ISL3, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL4, ISL9	0.050 MM	?
1x_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

D

C

B

A

D

C

B

A

SYNC MASTER=213 CONSTRAINTS SYNC DATE=01/11/2016

PAGE TITLE PCB Rule Definitions

Apple Inc.

051-9277

2.8.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11. NOT TO REPRODUCE OR COPY IT 12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 13. ALL RIGHTS RESERVED

109 OF 109

73 OF 73

8

7

6

5

4

3

2

1