

ZR6 SYSTEM BLOCK DIAGRAM

BOM MARK
IV@: INT VGA
EV@: STUFF FOR EXT VGA
SP@: STUFF FOR UMA or VGA

REV:C

DDR3 PWR TPS51116 P36	CHARGER ISL6251 P32
THERMAL PROTECTION P40	3/5V SYS PWR ISL6237 P33
DISCHARGER P39	CPU CORE PWR OZ8116LN P35
VGA CORE OZ8118 P37	+1.05V UP6111AQDD P34

CLOCK GENERATOR
ICS:
SELGO: SLG8SP512TTR P2

XTAL
14.318MHz

Penryn 479
uFCPGA P3, P4

Thermal Sensor
(G780-1P81U) P3

Fan Driver
(G991) P25

DDRIII
SO-DIMM 0
SO-DIMM 1 P16

NB Cantiga
(GM45/ PM45/ GL40)
P5, P6, P7, P8, P9, P10, P11

NVIDIA N10M-GE1
VRAM DDRII 512MB P17-P23

SWITCH CIRCUIT P24

HDMI switch (PS8101T) P24

CRT P24

LVDS P24

HDMI P24

HDD (SATA) *1 P25

ODD (SATA) P25

Ext USB Port x 2
USB 0,1 P26

Int USB Port x 1
USB 7 P26

Bluetooth
USB5 P26

CCD
USB11 P24

SB ICH9M
P12,P13,P14,P15

PCI-Express

PCI-E-1

Mini Card WLAN P26

Audio CODEC (CX20561) P27

Audio Amplifier G1453L P27

MIC Jack P27

Int. MIC P27

Int. Speaker P27

EC (WPC775LDG) P31

SPI ROM P31

Touch Pad P25

K/B COON. P31

Media Cardreader (RTS5159) P30

Card Reader Connector P30


Atheros Giga-LAN (AR8131) P28

Transformer P29

RJ45 P29


<http://hobi-elektronika.net>

Clock Generator (CLK)




CPU Clock select

Pin 10/57/62 : For Pin CPU frequency selection




BSEL Frequency Select Table

FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz




Pin 6 : For Pin 13/14 and 17/18 selection
0 = LCDCLK & DOT96 for internal graphic controller support
1 = 27M & 27M_SS & SRC_0 for external graphic controller support

Pin 7 : For Pin 46/47 selection
1 = CPU_ITP
0 = SRC_8




XDP PU/PD



No use Thermal trip CPU side still PU 56ohm.
Use Thermal trip can share PU at SB side

No use PROCHOT CPU side still PU 56ohm.
Use PROCHOT to optional receiver CPU side PU
68ohm and through isolat 2.2K ohm to receiver
side



GMT	AL000780003	Use 2200p
WINDBOND	AL83L771001	Check



Quanta Computer Inc.
PROJECT : ZR6

CPU 2/2 (CPU)



Montevina platform : Early Reference Board Schematics Feb 2007. Rev 1.0
stuff 22U*34, NC 22U*2
stuff 330U*2, NC330U*2
<http://hobi-elektronika.net>







Quanta Computer Inc.
PROJECT : ZR6


Size	Document Number	Rev 1A
CPU Power		
Date:	Monday, April 13, 2009	Sheet 4 of 42

GMCH-CANTIGA(CLG)

	QCI P/N
Intel Cantiga (G)M	AJSLB940T04
Intel Cantiga (P)M	AJSLB970T06
Intel Cantiga (G)L A1	AJSLGGM0T04



HOST



Quanta Computer Inc.
PROJECT : ZR6

Size	Document Number	Rev 1A
Date: Monday, April 13, 2009	GMCH HOST	



GMCH-CANTIGA(CLG)

IV@
EV@

Strap table


Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)
CFG8	Reserved	
CFG9	PCIe Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG10	PCIe Loopback enable	0 = Enabled 1 = Disabled (Default)
CFG11	Reserved	
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed
CFG20	Digital Display Port (SDVO/DP/iHDMI) and Concurrent with PCIe	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIe is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI Device Present(Default) 1 = SDVO/HDMI Device present
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present

Strap pin







NB Thermal trip pin
No use Thermal trip NB side can NC.(NB has ODT)

PM DPRSTP#
The Daisy chain topology should be routed from ICH9M to IMVP, then to (GMCH and CPU), in that order.



CANTIGA_PM



DDPC_CTRL for HDMI port C
SDVO_CTRL for HDMI port B

<Checklist ver0.8>
If TSATN# is not used, then it must be terminated with a 56-Ω pull-up resistor to VCCP.

<Pin out check issue>
Cantiga EDS 0.7 change Ball B12 to TSATN# from TSATN

Impact ICH9M VCCHDA and VCCSUSHDA supply 1.5V/3.3V

NOTE:
If (G)MCH's HD Audio signals are connected to ICH9M for iHDMI, VCCHDA and VCCSUSHDA on ICH9M should be only on 1.5V. These power pins on ICH9M can be supplied with 3.3V if and only if (G)MCH's HDA is not connected to ICH9M. Consequently, only 1.5V audio/modem codecs can be used on the platform.

<http://hobi-elektronika.net>

GMCH-CANTIGA(CLG)


IV&EV Dis/Enable setting

If LVDS no use, all signal can NC



IV@

EV@

SP@




SP@
TV_A/B/C
For IV: 75ohm
For EV:0ohm



Discrete Stuffed. (CRT)

CRTIREF pull down
for IV cantiga 1.02k ohm/F



L<0.5", If PCIE not support
still connect to +VCC_PEG

PEG_COMPI
PEG_COMPO

PEG_RX#_0
PEG_RX#_1
PEG_RX#_2
PEG_RX#_3
PEG_RX#_4
PEG_RX#_5
PEG_RX#_6
PEG_RX#_7
PEG_RX#_8
PEG_RX#_9
PEG_RX#_10
PEG_RX#_11
PEG_RX#_12
PEG_RX#_13
PEG_RX#_14
PEG_RX#_15

PEG_RX_0
PEG_RX_1
PEG_RX_2
PEG_RX_3
PEG_RX_4
PEG_RX_5
PEG_RX_6
PEG_RX_7
PEG_RX_8
PEG_RX_9
PEG_RX_10
PEG_RX_11
PEG_RX_12
PEG_RX_13
PEG_RX_14
PEG_RX_15

PEG_TX#_0
PEG_TX#_1
PEG_TX#_2
PEG_TX#_3
PEG_TX#_4
PEG_TX#_5
PEG_TX#_6
PEG_TX#_7
PEG_TX#_8
PEG_TX#_9
PEG_TX#_10
PEG_TX#_11
PEG_TX#_12
PEG_TX#_13
PEG_TX#_14
PEG_TX#_15

PEG_TX_0
PEG_TX_1
PEG_TX_2
PEG_TX_3
PEG_TX_4
PEG_TX_5
PEG_TX_6
PEG_TX_7
PEG_TX_8
PEG_TX_9
PEG_TX_10
PEG_TX_11
PEG_TX_12
PEG_TX_13
PEG_TX_14
PEG_TX_15

CANTIGA_PM

PEG_RXN[15:0]

PEG_RXP[15:0]

PEG_TXN[15:0]

PEG_TXP[15:0]

PEG_TXN[15:0]

PEG_TXP[15:0]

PEG_TXN[15:0]

PEG_TXP[15:0]

Can support reversal routing. If CFG9=1, PCI Express is normal operation. If CFG9=0, then PEG_TXP0 becomes PEG_TXP15, PEG_TXP1 becomes PEG_TXP14, PEG_TXP2 becomes PEG_TXP13, etc. similarly for PEG_RXP[15:0] and PEG_RXN[15:0]

IV&EV Dis/Enable setting

<5/31>Montevina_Schematics_Checklist_Rev0.8

a) For TVOUT Disabled, TV_DCONSEL[1:0] Connect to GND. But design guide Rev0.7 show NC. What is correct.
b) For CRT DAC Disable, CRT_DDC_CLK, CRT_DDC_DATA, CRT_HSYNC, CRT_VSYNC these signals should be connected to GND. But design guide Rev0.7 show NC, Intel suggest follow Design guide.

<check list>

For EV@

CRT R/G/B 0ohm to GND CRT R/G/B 150ohm to GND
CRTIREF 0ohm to GND CRTIREF 1Kohm to GND

For topology without the analog switch - if the total motherboard route length is less than 12", the recommended reference resistor value is 1 kΩ ±1%

CRTIREF
For IV: 1Kohm
For EV:0ohm



SP@

CRT R/G/B
For IV: 150ohm
For EV:0ohm



Quanta Computer Inc.

PROJECT : ZR6

GMCH VGA

Size

Document Number


Rev

1A

Date: Monday, April 13, 2009

Sheet 7 of 42

GMCH-CANTIGA(CLG)





 Quanta Computer Inc. PROJECT : ZR6		Rev
Size	Document Number	1A
GMCH VCC,NCTF		
Date:	Monday, April 13, 2009	Sheet 9 of 42

10

Size	Document Number	Rev
	GMCH POWER	1A
Date:	Monday, April 13, 2009	Sheet 10 of 42

GMCH-CANTIGA(CLG)





Quanta Computer Inc.
PROJECT : ZR6

Size


Document Number

Rev 1A

Date: Monday, April 13, 2009

Sheet 11 of 42

GMCH VSS




Pin Name	Strap description	Sampled	Configuration			PU/PD
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0			
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default			
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default			
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default			
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable			
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0	SPI_CS#1	Boot Location	
			0	1	SPI	
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	1	0	PCI	
			1	1	LPC(Default)	

ICH9M(CLG)

D3A:(1/31) ASF issue:when iAMT is not implemented,
ICH9M SMBus and SMLink should be connected together to support slave mode
Connect SMLINK0 to SMBCLK and SMLINK1 to SMBDATA (Add R474,R475 for debug use)




SATA[x]GP pins if unused may be
8.2-k to 10-k pull-up to Vcc3_3 or
8.2-k to 10-k pull-down to ground



PWRBTN : 16 ms of internal debounce
logic on this pin and internal PU 24K

TPM Physical
Presence for
ITPM.


Stuff	HDMI SET
R583	HDMI
R315	No HDMI




<Checklist ver0.8>
If integrated LAN is not used LAN_RST# tie it to GND.NC serial R from RSMRST#.
If Intel LAN is used with Wake On LAN, tie LAN_RST# to RSMRST# and NC 0ohm.

CL_PWROK must not assert after PWROK asserts for iAMT.
CL_PWROK to the NB and SB should be connected to existing PWROK inputs on the NB and SB on a platform with no iAMT

CL VREF




M/B ID ID0=0 -->ZK6 , ID0=1 -->ZR6
ID1=0 -->UMA , ID1=1 -->Discrete




Board ID	ID3	ID2	ID1	ID0
A-SMT, ID1=0 -->UMA, ID1=1 -->Discrete	0	0	0/1	1
	0	0	0/1	1
	0	0	0/1	1
	0	0	0/1	1


ICH PWROK



Resume RST








CLK Enable





South Bridge Strap Pin (3/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
SPKR	No Reboot	PWROK	0 = Default 1 = No Reboot mode	PCSPK R271 *1K 4 +3V
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	DMI_TERM_SEL R485 *1K 4


DDR3 (DDR)








NV10M (VGA)



Display port output

SI Build

NVidia suggest:
10 kΩ pull-down only
no spread chip used.





GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	PRIMARY DVI HOTPLUG
1	IN	N/A	SECONDARY DVI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	FBVDD VID0
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	AC DETECT
13	OUT	LOW	PS CONTROL OR HDMI_CEC
14	OUT	HIGH	PS CONTROL





			Logical Strap Bit Mapping		
			R414	PU-VDD	PD
PCI_DEVID: STRAP2					
NB9M-GE	0x06E	8 1000	5K	1000	0000
NB9M-GS	0x06E	9 1001	10K	1001	0001
NB9P-GE2	0x064	8 1000	15K	1010	0010
NB9P-GS	0x064	9 1001	20K	1011	0011
N10P-GE1	0x065	2 0010	25K	1100	0100
N10M-GE1	0x06E	C 1100 default	30K	1101	0101
			35K	1110	0110
			45K	1111	0111



R386	Config	Definitions	Die
CS25102FB02 5K	64Mx16 DDR2	Hynix	E
CS31002FB26 10K	64Mx16 DDR2	Samsung	Q
CS32002FB29 20K	64Mx16 DDR2	Samsung	E




NVVDD Decoupling



Follow Design Guide DG-03276-001 4.7uFx3 and 0.22x10 uF instead of 0.1uF x10





NV10M (VGA)




SI Build

N10P-GE1/N10M-GE1: 50% FBVDD
N10M-GE1: 50% ,R429 (1K)




CS14752FB11 RES CHIP 475 1/16W +-1%(0402)

(By pass capacitor)




For DB:
N10P/N10M : AKD5LG-T510(Samsung,64M*16)
AKD5LG-TW02(Hynix,64M*16)

- 19 VMA_DQ[63..0]
- 19 VMA_DM[7..0]
- 19 VMA_WDQS[7..0]
- 19 VMA_RDQS[7..0]




SI Build

N10P-GE1/N10M-GE1: 50% FBVDD
N10M-GE1: 50% ,R433 (1K)



<http://hobi-elektronika.net>


CRT(CRT)



LVDS(LDS)




Lid Switch (HSR)




LCD_ON(LDS)


PANEL VCC CONTROL






Backlight Control(LDS)





LCD EDID SMBus PU




HDMI (HDM)




SDVO I2C Control




Camera(CCD) Modify




Codec CX20561-15Z (ADO) QFN




Speaker Amplifier(AMP)




LINE OUT(AMP)




AMP Power(AMP)




CODER Power(ADO)




MIC(AMP)



MUTE(AMP)




(ADO)




Quanta Computer Inc.
PROJECT : ZR6


Size Document Number
CODEC/AMP/MDC
Date: Monday, April 13, 2009 Sheet 27 of 42




Decoupling CAP



PLACE NEAR IC SIDE



EEPROM




Quanta Computer Inc.


PROJECT : ZR6

AR8131 GLAN


Size	Document Number	Rev
	AR8131 GLAN	1A
Date:	Monday, April 13, 2009	Sheet 28 of 42



TRANSFORMER






RJ45



Quanta Computer Inc.
PROJECT : ZR6


Size	Document Number	Rev
	LAN Transformer and RJ45/BT	1A
Date:	Monday, April 13, 2009	Sheet 29 of 42

(MMC)




XTAL_CTR	CLK source
Pull-high	48MHz from CLK gen.
Floating	12MHz from Crystal

4 IN 1 CARD READER




CARDREADER POWER



**Quanta Computer Inc.**
PROJECT : ZR6


Size	Document Number	Rev
	CARD READER RTS5159	1A
Date:	Monday, April 13, 2009	Sheet 30 of 42



I/O ADDRESS SETTING


I/O Address		
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHBM=0: Enable shared memory with host BIOS




1/13 Confirm by vendor mail :
 Disabled (*) if using FW device on LPC.
 Enabled (0) if using SPI flash for both system BIOS and EC firmware


SM BUS PU




ACER ID




SPI FLASH




HWPG



INTERNAL KEYBOARD STRIP SET












A circuit diagram showing a voltage source labeled +1.05V connected in series with a capacitor labeled PC125 0.1uF/50V_6, which is then connected to ground.



<http://hobi-elektronika.net>



38

OCP: 4A

2.73A

$$VOUT = (1 + R1/R2) * 0.75$$

$$R_{ds} * OCP = R_{ILIM} * 20\mu A$$

$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$

A04932 $R_{ds} = 15.6 \sim 19.6m\Omega$

OCP = 16 - 0.8A

$$L(\text{ripple current}) = (19 - 1.8) * 1.8 / (2.5u * 272k * 19) \sim 2.14A$$

$$19.6m * 4 = R_{ILIM} * 20\mu A$$

$$R_{ILIM} = 3.92K$$





Quanta Computer Inc.

PROJECT : ZR6

Size	Document Number	Rev
	VCCP 1.8V(UP6111A)	1A

Date: Monday, April 13, 2009 Sheet 38 of 42





[illegible]

MODEL: REV		CHANGE LIST		MODEL		
				PAGE	ZR6 MB	
					FROM TO	
ZR6 MB	B	Page6:change R175 and R181 to 4.7K for HDMI vender request				
	C	Page10:change net name +1.5VSUS_TXLVDS--> +1.8V_TXLVDS				
		Page3:Del Q5, Q6, R62, R63				
		Page3:change Par Number from AL000780000 to AL000780003 for thermal sensor address change to 9AH				
		Page21:Del Q10, Q9, R96, R86				
		Page27:R574 stuff and R541 no stuff				
		Page31:R300, R301 stuff thermal sensor				
		Page37:change PC65, PC67 to 150pF				
		Page28:change U2 PartNumber from AL008131001 to AL008131002(LAN chip)				
		Page27:change R530, R533 from 10 ohm to 5.1 ohm for headphone				
		Page27:change CN8 (usb) 12 pin board to board				
		Page26:Change CN5 footprint to cwy027-b0g1z-2p-1, CN16(USB)footprint change to usb-c107h6-10405-1-4p-r-v-nb4				
		Page30:Change CN7 footprint to 4IN1-R015-212-LM-42P-H-nb4				
		Page32:PJ1 footprint change to bat-btj-08qn0b-8p-r-v-nb4				
		Page32:Del R510, change Hole15 footprint from h-tc315bc433d106p2 to h-tc315bsd106p2				
		Page04:change C493 to no stuff				
		Page27:Del T77 and Add R62				
		Page26:change Hole21 footprint to h-c236d142pt-8				
		Page24:Change D1、D2、D3 footprint to led-ht-110nb5-3p				
		Page24:Change R218, R234 to shortpad				
		Page26:Change R310 to shortpad				
		Page10:Change R91, R307, R418, R466, R469 to shortpad				
		Page29:Add C466, C467 for EMI, Add R358, R357, R366, R367 and change DGND to LAN GND				
		Page26:Add C716 for EMI				
		Page30:Change L34 to 0 ohm and C715 to 10P, Change R512, R525, R528, R527 to 20K 1% and Change R526, R515, R524, R522 to 47K 1%				
		Page25:Change R1, R4, R10, R365, R369, R368 to 221 ohm and Change D1, D2, D3 part number				
		Page14:Change R282 to no stuff				
		Page28:Change R26 to no stuff				
		Page26:Change Hole29 part number to MBZR6005010				
		Page29:Del net name LAN_LNK_LED_PWR				
		D	Page14:Add R583 and R315 at GPIO7 for HDMI option, change R583 to no stuff and R315 to stuff			
			Page24:change HDMI item to no stuff(remove this function)			
			Page12:change R225, R216, R241, R220, R219, R215, R213, R214, R228, R227 to no stuff for remove HDMI Audio			
			Page26:Change Hole 16 footprint as hole1			
		E	Page37:change PR97, PR98 to short-pad , change PU4 0Z8116 change to 0Z8111 for cost issue , Del PC62			
			Page27:C670 change value from 1U to 4.7U (CH5471M9907)			
			Page29:change c478 from 1000p to 220p.(CH122GK1I10)			
			Page28:change C18 from 0.1u to 1000p (CH21006JB10), change C20 from 0.1u to 1u (CH5102K9B06) , ADD C723 0.1u (CH41002KB93) , ADD C720 1u (CH5102K9B06)			
			Page25:change DHP00DA1G03->DHPTME53201			
			Page24:add C722 (CH6101M9905) to solve ISN issue			
	Page27:the PC beep will change Gain from -6db to -18 db , so R559 needs stuff 10k on all BOM.					
	Page34:change PC133 from CC7560JNZ15 to CC7560JNZ02 for cost down					
	Page36:change PC139 from CC7560JNZ15 to CC7560JNZ02 for cost down					
	Page38:change PC156 from CC7560JNZ15 to CC7560JNZ02 for cost down					
	Page33:change PC158, PC162 from CC73301MZB2 to CC73301MZ04 for cost down					
	Page37:change PQ6, PQ7 from BAM700200F6 to BAM601K0003 for cost down					
MB Assy' P/N: 31ZR6MB0000/10/20/30/40/50/60/70		Project : ZR6 MB		Document No. :		
Approved by : Johnny_0		Drawing by : Andy Chen		DATE: 2009/03/04		
 Quanta Computer Inc. PROJECT : ZR6 Size Document Number Thermal Protection Date: Monday, April 13, 2009 Sheet 42 of 42 Rev 1A						