


04222-SA



 緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLOCK DIAGRAM			
Size Custom	Document Number		Rev
	CANARY2		SA
Date:	Thursday, January 13, 2005	Sheet 1 of	55

Alviso Strapping Signals and Configuration

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = Reserved 001 = FSB533 010 = FSB800 011-111 = Reversed
CFG[3:4]	Reversed	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	DDR I / DDR II	0 = DDR II 1 = DDR I
CFG7	CPU Strap	0 = Prescott 1 = Dothan (Default)
CFG[8:11]	Reversed	
CFG[12:13]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[14:15]	Reversed	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Reversed	
CFG18	CPU core VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	CPU VTT Select	0 = 1.05V (Default) 1 = 1.2V
CFG20	Reversed	
SDVOCRTL_DATA	SDVO Present	0 = No SDVO device present (Default) 1= SDVO device present

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH PWORK In signal.

CY28411ZC Spread Spectrum Select

SS3	SS2	SS1	Spread Mode	Spread Amount%
0	0	0	Down	0.8
0	0	1	Down	1.25
0	1	0	Down	1.75
0	1	1	Down	2.5
1	0	0	Center	+ -0.3
1	0	1	Center	+ -0.5
1	1	0	Center	+ -0.8
1	1	1	Center	+ -1.25

PCI Routing

	IDSEL	IRQ	REQ/GNT
7411	25	B.F.G	0
MiniPCI	21	E	1
LAN	23	E	2

ICH6-M Integrated Pull-up and Pull-down Resistors

ICH6-M EDS 14308 0.8V1

ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, GNT[5]#/GPO[17], GNT[6]#/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]#/FB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR, EE_CS,	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDREQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs

ICH6-M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

BOM2(NV44+G)

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





TitleITP

SizeA3


Document NumberCANARY2

RevSA


Date: Thursday, January 13, 2005Sheet 2 of 55




PCLK_PCM & PCLK_SIO
need equal length




H/L: 100/96MHz
SS_SEL
ITP_EN
H/L: CPU_ITP/SRC7






CLK_ICH14 & CLK14_SIO
need equal length




IN (3D3V_S0)	EN (6218_PG00D)	OUT (VTT_PWRGD#)
H	L	H
X	H	H1 - Z



FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	0	200M
0	1	1	166M
1	0	0	333M
1	0	1	100M
1	1	0	400M
1	1	1	Reserved



EMI capacitor



BOM2(NV44+G)

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Clock Generator - IDT125


Size
A3


Document Number
CANARY2


Rev
SA

Date: Thursday, January 13, 2005

Sheet 3 of 55








Place them near to the chip

4 H_D#[63..0]


<<<>>>




U16A


HOST


710GMCH.0XU




BOM2(NV44+G)











PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Decoupling Capacitor


Put decap near power(0.9V) and pull-up resistor





Place these Caps near DM1




Place these Caps near DM2



INVERTER INTERFACE



LCD CONN



BOM2(NV44+G)



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LCD/Inverter Connector		
Size	Document Number	Rev
A3	CANARY2	SA
Date:	Thursday, January 13, 2005	Sheet 13 of 55


CRT I/F &TV CONNECTOR

Ferrite bead impedance: 75ohm@100MHz



50 Ohm Impedance 75 Ohm Impedance



DDC_CLK & DATA level shift





Hsync & Vsync level shift





BOM2(NV44+G)



緯創資通 Wistron Corporation			
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title CRT Connector			
Size	Document Number	Rev	SA
Custom	CANARY2		
Date: Thursday, January 13, 2005 Sheet 14 of 55			








SMBUS




BOM2(NV44+G)


緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title ICH6-M (4 of 4)		
Size A3	Document Number CANARY2	Rev SA
Date: Thursday, January 13, 2005 Sheet 18 of 55		





HW thermal shut down temperature setting 95 degree . Put Near CPU .




HW Thermal Throttling



Dummy when G791 enhanced T8 function




HDD Connector




CD-ROM Connector

Type	Device Description	BAY0	BAY1
1	CD-ROM	0	0
2	DVD-ROM	0	0
3	CD-RW	0	0
4	DVD+RW	0	0
5	2nd-HDD	1	0
6	2ND BATTERY	1	1




CHECK PIDE/SIDE DIAG# PIN

HOT SWAP CIRCUIT




TRI-STATE SWITCH FOR CDROM HOT SWAP



BOM2(NV44+G)

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
HDD and CDROM			
Size A3	Document Number	Rev	
	CANARY2	SA	
Date: Thursday, January 13, 2005	Sheet 20	of	55



Title

USB & MDC & BTTOOTH

Size

	Document Number
--	-----------------

CANARY2





Rev

Date: Thursday, January 13, 2005






Sheet 21

of

55



R824 is used only at RTL8110S(B) application and only at 93C56 is used.



PIN NAME	8110SBL (Giga)	8100CL (10/100)	SIGNAL NAME
VDD33	3.3	3.3	3D3V_LAN_S5
AVDDH	3.3	N.C.	AVDDH
VDD18	1.2	2.5	DVDD
AVDD18	1.2	2.5	DVDD_A
AVDDL	2.5	3.3	AVDDL
V_12P	3.3	2.5	V_12P


BOM2(NV44+G)

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN RTL8110SBL**

Size A3 Document Number: **CANARY2** Rev: **SA**

Date: Thursday, January 13, 2005 Sheet 22 of 55





- 1. route on bottom as differential pairs.
- 2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3. No vias, No 90 degree bends.
- 4. pairs must be equal lengths.
- 5. 6mil trace width, 12mil separation.
- 6. 36mil between pairs and any other trace.
- 7. Must not cross ground moat, except RJ-45 moat.



Green LED: Speed 100: ON / Speed 10: OFF
Yellow LED: Link: ON, TX/RX:
Flash(10Hz)

RJ11 signal must leave the other signal
or power plane 100mil.

DOC_TIP, DOC_RING, TIP, RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers




Function	SEL
An to nB1	L
An to nB2	H




Link: Green - 10Mbps/802.11b
Orange - 100Mbps/802.11a
Yellow - 1Gbps

Activity: Yellow


Title		
LAN Connector		
Size	Document Number	Rev
Custom	CANARY2	SA
Date: Thursday, January 13, 2005	Sheet 23 of 55	




PCMCIA Socket




1394 Connector




SD/MMC/MS CONN.



POWER SWITCH



ALC655 AC97 AUDIO CODEC




BOM2(NV44+G)

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
AC'97 CODEC - ALC655			
Size A3	Document Number		Rev
	CANARY2		SA
Date:	Thursday, January 13, 2005	Sheet 27 of	55

AUDIO OP AMPLIFIER






BOM2(NV44+G)


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
Audio AMP and Jack			
Size	Document Number	Rev	
	CANARY2	SA	
Date: Thursday, January 13, 2005		Sheet 28	of 95

16,22,24 PCI_AD[31..0] <<<







TEBLET SWITCH




COVER SWITCH




TABLET FUNCTION BUTTON




TouchPad Connector




Internal Keyboard Connector



EMI CAPS



Board ID




Planar ID(2,1,0)
SA: 0, 0, 0
SB: 0, 0, 1
SC: 0, 1, 0
SD: 0, 1, 1
-1: 1, 0, 0
-2: 1, 0, 1

Keyboard matrix


	US	Jap	Europe	US international
MATRIX1	HIGH	LOW	HIGH	HIGH
MATRIX2	HIGH	HIGH	LOW	HIGH

BOM2(NV44+G)

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: KBC&TPAD CONN			
Size A3	Document Number	Rev SA	
Date: Thursday, January 13, 2005	Sheet 32	of 55	




Unused FGPI pins must not be float




15,30,31 LPC_LAD[0:3] << >>

FLASH ROM

512K Bits X 8 = 4M Bits



7,16,18,30,31,34,46 PLT_RST1#
15,30,31 LPC_LFRAME#
3 PCLK_FWH
15 FWH_INIT#




12/30

TOP VIEW


A15 (B1)
A14 (B2)
:
:
A2 (B14)
A1 (B15)

(BOTTOM VIEW)

GOLDEN FINGER FOR DEBUG BOARD




Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46




BOM2(NV44+G)

TV SWITCH




Function	S
A to B0	L
A to B1	H

CRT SWITCH



Function	LAN
SYSTEM	L
DOCK	H

Function	CRT	TV
SYSTEM	H	H
DOCK	L	L




BOM2(NV44+G)

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **EASY PORT4 (1/2)**

Size A3 Document Number: **CANARY2** Rev: **SA**

Date: Thursday, January 13, 2005 Sheet 34 of 55




PRINT PORT




I2C ADDRESS: 0x98H


VGA THERMAL SENSOR



Run Power



Suspend Power



BOM2(NV44+G)

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3






Size	Document Number
------	-----------------


CANARY2

SA



Date: Thursday, January 13, 2005

Sheet	36	of	55
-------	----	----	----






PWRGD for NB and SB




POWER BUTTON

POWERSWITCH




BOM2(NV44+G)

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
POWER ON CIRCUIT			
Size A3	Document Number		Rev
	CANARY2		SA
Date: Thursday, January 13, 2005	Sheet	38	of 55






TI TPS5130 for 5V, 3.3V, 1.5V and 2.5V(LDO) (3D3V=>CH1 , 5V=>CH2 , 2D5V =>CH3)




PWM_SEL	Condition	Voltage
	H : Auto PWM/SKIP	2.2V(Min)~
	L : PWM fixed (300KHz)	~0.3V(Max)



(3D3V=>CH1 , 5V=>CH2 , 2D5V =>CH3)









ADAPTER IN CIRCUIT




MAIN BATTERY CONNECTOR



2ND BATTERY CONNECTOR



BATTERY SWITCH



BOM2(NV44+G)

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title


AD&BTY CO	
Size	Document Number


CANARY2


Rev
SA


FAN5234 FOR VGA_Core


























BYPASS CAP



CROSS PLANE CAP