




Calpella Switchable Graphic BLOCK DIAGRAM



GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDR1)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)









Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER		S0-S5
+RTC_CELL	+3V~+3.3V	RTC		S0-S5
+3VPCU	+3.3V	8051 POWER	ALWON	S0-S5
+5VPCU	+5V	CHARGE POWER	ALWON	S0-S5
+15V	+15V	LARGE POWER	+15V_ALWP	S0-S5
3V_LAN_S5	+3.3V	LAN POWER	AUX_ON	
+5VSUS	+5V		SUSD	
+3VSUS	+3.3V		SUSD	
+1.5VSUS	+1.5V	SODIMM POWER	SUSON	
+0.75V_DDR_VTT	+0.9V	SODIMM POWER	MAINON	
+5V	+5V		MAIND	
+3V	+3.3V		MAIND	
+1.8V	+1.8V		MAINON	
+1.5V	+1.5V	PCH POWER	MAIND	
+1.1V_VTT	+1.05V~+1.1V	CPU POWER	MAINON	
+1.05V	+1.05V	PCH POWER	MAINON	
+VCC_CORE	0V~+1.5V	CPU CORE POWER	VRON	
LCDVCC	+3.3V	LCD Power	LVDS_VDDEN	
MBAT+	+10V~+17V	MAIN BATTERY		
+5V_S5	+5V		S5_ON	
+3V_S5	+3.3V		S5D	


Thermal Follow Chart












AUBURNDAL/CLARKSFIELD PROCESSOR (POWER)

AUBURNDAL/CLARKSFIELD PROCESSOR (GRAPHICS POWER)




Note:
For Validating IWP VR R6451 should be STUFF
and R2N1 NO-STUFF

HFM_VID : Max 1.4V
LFM_VID : Min 0.65V

Arrandale_4(CPU)

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)




Processor Strapping

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed

CFG[1:0] - PCI_Epress Configuration Select

* 11= 1 x 16 PEG
* 10= 2 x 8 PEG



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.(ES1 only)








Quanta Computer Inc.
PROJECT : ZQ3

Size	Document Number	Rev
	AUBURND4 4/4	1A


Date: Monday, March 29, 2010 Sheet 7 of 47

IBEX PEAK-M (PCI,USB,NVRAM)




PCH4(CLG)


IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)




GPU RST#(CLG)



GPIO Pull-up/Pull-down(CLG)




SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------





Integrated Clock Chip Enable	
BOARD_ID0	High = SG Low = UMA
RSV_GPIO8	High = Disable Low = Enable


IBEX PEAK-M (POWER)




IBEX PEAK-M (GND)




DDR_STD(DDR)



Place these Caps near So-Dimm0.



DDR_STD(DDR)




PC2100 DDR3 SDRAM SO-DIMM (204P)

PC2100 DDR3 SDRAM SO-DIMM (204P)

DDR3-DIMM1_H=8_Standard

Place these Caps near So-Dimm1.



Quanta Computer Inc.
PROJECT : ZQ3

GPU_1(VGA)


PEX_IOVDD+PEX_IOVDDQ+PEX_PLLVDD > 2.2A

N11P GPU : AJ0N11P0T05



N11M GPU : AJ0N11M0T07

N11P_A2 GPU : AJ0N11P0T20

N11M_B1 GPU : AJ0N11M0T22




PCI EXPRESS




12-16 mils width


10/20 Modify to 1uF




1211 for Nvidia request add transition cap




power up sequence



NB9M: VGACORE +0.90V (Normal) , +1.09V NVVDD Maximum Settling Time




PEX_RST timing




R450 un-mount for switchable function

Only for Hybrid




Quanta Computer Inc.
PROJECT : ZQ3


GPU_2(VGA)



GPU_3(VGA)



PIN STRAPS(VGA)




	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO NB10X	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	0010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1000
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0001
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI
0000	Reserved			
0001	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Qimonda	IDGH1G-04A1F1C-16X	PD 10K
0010	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Hynix	H5TQ1G63BFR-12C	PD 15K
0011	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Samsung	K4W1G1646E-HC12	PD 20K
0101		Reserved		
0110				
XXXX	DDR3 64Mx16x8, 128bit, 1GB,667MHz	Hynix	H5TQ1G63AFR-14C	
XXXX	DDR3 64Mx16x8, 128bit, 1GB,667MHz	Samsung	K4W1G1646D-EC12	

(Ra)




Logical Strap Bit Mapping

PU	PD
5K	1000
10K	1001
15K	1010
20K	1011
25K	1100
30K	1101
35K	1110
45K	1111

(Ra)

CHIP	ROM_SCLK	STRAP2	PCI_DEVID
N11M-GE1	PU 15K	PD 30K	0x0A75
N11P-GE1	PD 15K	PU 10K	0x0A29



4.99K/F 4: CS24992FB26 [RES CHIP 4.99K 1/16W +1%(0402)]
 10K/F 4: CS1002FB26 [RES CHIP 10K 1/16W +1%(0402)]
 15K/F 4: CS31502FB24 [RES CHIP 15K 1/16W +1%(0402)]
 20K/F 4: CS32002FB29 [RES CHIP 20K 1/16W +1%(0402)]
 30.1K/F 4: CS33012FB18 [RES CHIP 30.1K 1/16W +1%(0402)]
 35.7K/F 4: CS3352FB13 [RES CHIP 35.7K 1/16W +1%(0402)]
 45.3K/F 4: CS34532FB18 [RES CHIP 45.3K 1/16W +1%(0402)]

GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	NVDD VID2 11/13
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL 11/13
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL




Quanta Computer Inc.



PROJECT : ZQ3

Size	Document Number	Rev
	N11P-GE (GPIO&STRAPS) 4/5	1A
Date:	Monday, March 29, 2010	Sheet 19 of 47

GPU_4(VGA)




Thermal Sensor(VGA)




VRAM_A(VGA)

(17) VMA_DQ[63..0]
(17) VMA_DM[7..0]
(17) VMA_WDQS[7..0]
(17) VMA_RDQS[7..0]



CHANNEL A: 256MB/512MB DDR3

(17,22,46) +1.5V_GFX




VRAM_C(VGA)

(17) VMC_DQ[63..0]
(17) VMC_DM[7..0]
(17) VMC_WDQS[7..0]
(17) VMC_RDQS[7..0]

CHANNEL B: 256MB/512MB DDR3


(17,21,46) +1.5V_GFX




IV@
SW@

S	Yn
0	EV
1	IV




dGPU_SELECT# dGPU_EDIDSEL#	Output
L	EV_LVDS/CRT
H	INT_LVDS/CRT



**UMA
only**




	U
VGA RED	4
VGA GRE	7







(18) EV_TXLCLKOUTP		46
(18) EV_TXLCLKOUTN		45
(18) EV_TXLCLKOUTP2		44

S	Yn
0	EV
1	IV




dGPU_SELECT#	Output
L	EV_LVDS
H	INT_LVDS



INT_TXLCLKOUTN	RN
INT_TXLCLKOUTP	
INT_TXLOUTN0	RN
INT_TXLOUTP0	
INT_TXLCLKOUTN	RN





For EMI (12/22)




30) DMIC_DAT
30) DMIC_CLK

DMIC DAT
DMIC CLK


R435
R436




10/20 Modify




I@ HDMI LEVEL SHIFTER(DOK)




NV HDMI-detect(DOK)





SDVO I2C Control(DOK)




Switchable Graphic HDMI source(DOK)




ESD Protect(DOK)





Cardreader(MMC)




4 IN 1 CARD READER (MMC)







LAN SWITCH (DOK)




TRANSFORMER (LAN)




RJ45(LAN)




MINI-CARD WLAN/WMAX(MPC)




MINI-CARD 3G(MNC)Reserve for JV41-CP




SIM CARD FFC connector(RFM)




SATA HDD(HDD)



SATA ODD (ODD)



ODD POWER(ODD)




Connect to PCH(GPI021) pin Y9
and EC pin28(GPI053)



Quanta Computer Inc.
PROJECT : ZQ3


Size	Document Number	Rev
SATA-HDD/ODD/HOLE		1A
Date:	Monday, March 29, 2010	Sheet 29 of 47

Codec(ADO)




For EMI (12/22)

```
internal LDO from 5v to 3.3v for analog power
```




INT SPEAKER CONN(AMP)

conn and 線路follow ZR7, 但C值follow conexant




Jack Detect Resistor(ADO)




EXTERNAL MIC (AMP)

conn and 線路follow ZQ1 and ZQ6, 但C and R值follow conaxant




Docking MIC-IN(DOK)



LINE-OUT/SPDIFO(AMP)

conn and 線路follow ZQ1, 但C值follow conexas





Docking LINE OUT/SPDIF (DOK)




Docking LINE-IN (DOCK)




conn and 線路follow ZQ1










(TPM)




S3 leakage solution(CLG)





CABLE DOCK(DOK)



Connect to EC.

1/19 modify parts.
(Same as PD8)

For EMI
(12/24)

1/27 modified for EMI

2/10 modified

1/21 modified

1/27 modified

1/27 modified

1/21 modified

MDC(MDM)




Quanta Computer Inc.


PROJECT : ZQ3

Size	Document Number	Rev
		1A
Docking		
Date:	Monday, March 29, 2010	Sheet 33 of 47


EC (KBC)




SM BUS PU(KBC)



SPI FLASH(KBC)



HWPG(KBC)




INTERNAL KEYBOARD STRIP SET(KBC)






Quanta Computer Inc.
PROJECT : ZQ3

Size	Document Number WPCE775C_ODG & FLASH	Rev 1A
Date:	Monday, March 29, 2010	Sheet 34 of 47


INT K/B (KBC)



TOUCHPAD & Finger-Printer CONN.(TPD)




2/8 modified for EMI




Quanta Computer Inc.
PROJECT :ZQ3

Size	Document Number KB/TP+FP/CIR/BT/TPScreen	Rev 1A
Date:	Monday, March 29, 2010	Sheet 35 of 47



M/B LED(UIF)



SW BOARD CONNECTOR(UIF)




M/B LED(UIF)




Quanta Computer Inc.
PROJECT : ZQ3


Size	Document Number	Rev
	POWER/MMB/LAUNCH/LED	1A
Date:	Monday, March 29, 2010	Sheet 36 of 47


CPU FAN(THM)



HALL SENSOR(HSR)








[PWM]


VID 1.2875V





B-Test change

B-Test change

PR189
SHORT_PAD_6



Close to Phase 1 Inductor




VR_ON



DPRSLPVR



FB



FB2



COMP




VW



VSEN



RTN




ISUM+




ISUM-



+VCC_CORE



VCCSENSE



VSSSENSE




PR198

C-Test change








PR98

PR99



PR198

PR198



B-Test Modify

VIN

C-Test change

C-Test change

20A

+VCC_CORE

330u/2V_7343

B-Test Modify

PR105
SHORT_PAD_4

PR106
SHORT_PAD_4

B-Test Modify

C-Test change

20A

+VCC_CORE

330u/2V_7343

B-Test Modify

PR209
2.2_6

PR73
SHORT_PAD_4

PR74
SHORT_PAD_4


B-Test change

Panasonic
ERT-J1VR103J

Close to Phase 1 Inductor

Load Line setting to 2mV/A

[PWM]





Quanta Computer Inc.
PROJECT : ZQ3

Size	Document Number +VTT (UP6111A)
------	--



Date: Monday, March 29, 2010

Rev
1A





SMDDR_VTERM
0.75V (0.45A)



	S3	S5	VTT	REF	+1.5VSUS
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

