


ZR9 BLOCK DIAGRAM

SW@ --> iGPU & GPU Switch
IV@ --> iGPU only
EV@ --> GPU only
SNP@ --> GPU N11P only
SNM@ --> GPU N11M only
CSP@ --> Operation P/IN


Optional
DOCKING

DVI
VGA
RJ45
USB4
AC JACK
AUDIO/SPDIF
MIC / LINE-IN


Note:
HM55 does not support USB 6 & 7
HM55 does not support SATA 2 & 3



GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDR1)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER		S0-S5
+RTC_CELL	+3V~+3.3V	RTC		S0-S5
+3VPCU	+3.3V	8051 POWER	ALWON	S0-S5
+5VPCU	+5V	CHARGE POWER	ALWON	S0-S5
+15V	+15V	LARGE POWER	+15V_ALWP	S0-S5
3V_LAN_S5	+3.3V	LAN POWER	AUX_ON	
+5VSUS	+5V		SUSD	
+3VSUS	+3.3V		SUSD	
+1.5VSUS	+1.5V	SODIMM POWER	SUSON	
+0.75V_DDR_VTT	+0.9V	SODIMM POWER	MAINON	
+5V	+5V		MAIND	
+3V	+3.3V		MAIND	
+1.8V	+1.8V		MAINON	
+1.5V	+1.5V	PCH POWER	MAIND	
+1.1V_VTT	+1.05V~+1.1V	CPU POWER	MAINON	
+1.05V	+1.05V	PCH POWER	MAINON	
+VCC_CORE	0V~+1.5V	CPU CORE POWER	VRON	
LCDVCC	+3.3V	LCD Power	LVDS_VDDEN	
MBAT+	+10V~+17V	MAIN BATTERY		
+5V_S5	+5V		S5_ON	
+3V_S5	+3.3V		S5D	

Thermal Follow Chart






CPU_CLK select




CPU_SEL	0	1
CPU0/1=133MHz (default)		CPU0/1=100MHz

SMBus



CLK Enable





Quanta Computer Inc.


PROJECT : ZR9

Size	Document Number	Rev
	Clock Generator	1A
Date:	Thursday, May 06, 2010	Sheet 3 of 47

AUBURNDALE/CLARKSFIELD PROCESSOR (CLK,MISC,JTAG)



AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



CPU Core Power

ARD:48A
CFD:52A

+VCC CORE

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)

VTT Rail Values are
Auburndale VTT=1.05V
Clarksfield VTT=1.1V

18A

+1.1V_VTT

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

(15mils)

CPU CORE SUPPLY

POWER

CPU VIDS

SENSE LINES

Clarksfield/Auburndale

AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)

+V GFX_AVG

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

330U/2V_7343

Notes:
For Validating IMWP VR R6451 should be STUFF
and R2N1 NO_STUFFHFM_VID : Max 1.4V
LFM_VID : Min 0.65V


Clarksfield/Auburndale

Quanta Computer Inc.
PROJECT : ZR9

Size	Document Number	Rev
	AUBURNDAL 3/4 (PWR)	1A
Date:	Thursday, May 06, 2010	Sheet 6 of 47

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)


AUBURNDALE/CLARKSFIELD PROCESSOR (RESERVED, CFG)



Processor Strapping

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed

CFG[1:0] - PCI_Epress Configuration Select
* 11= 1 x 16 PEG
* 10= 2 x 8 PEG



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed. (ES1 only)




Quanta Computer Inc.
PROJECT : ZR9



Size	Document Number	Rev
	AUBURND 4/4	1A

Date: Wednesday, May 05, 2010 Sheet 7 of 47


IBEX PEAK-M (LVDS, DDI)




System PWR_OK



RTC Circuitry




HDA Bus




Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R773, R775, R776 & R777 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.

PCH SPI




IBEX PEAK-M (HDA, JTAG, SATA)







PCH Strap Table


libcPeak-M R1P0

Pin Name	Strap description	Sampled	Configuration	ZY9B note												
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V0 												
INIT3_3V	Reserved	PWROK	1 = Default (weak pull-up 20K) Should not be pull-down													
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)													
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+VCCRTC 												
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr><tr><td>1</td><td>1</td><td>SPI</td></tr><tr><td>1</td><td>0</td><td>PCI</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></table>	GNT1#	GNT0#	Boot Location	1	1	SPI	1	0	PCI	0	0	LPC	Default weak pull-up on GNT0!# [Need external pull-down for LPC BIOS] 
GNT1#	GNT0#	Boot Location														
1	1	SPI														
1	0	PCI														
0	0	LPC														
GNT0#	Boot BIOS Selection 0 [bit-0]	PWROK														
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)													
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 32ohm)	+1.8V0 												
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 32ohm	+1.8V0 												
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)													
SPI_MOSI	ITPM function Disable	MEPWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V0 												
HDA_SDO	Reserved	RSMRST#	Should not be pull-up (weak pull-down 20K)													
GPIO8	Reserved	RSMRST#	Should not be pull-down (weak pull-up 20K)	+3V_SS 												
GPIO27	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)													
HDA_SYNC	On-die PLL PWR supply select	RSMRST#	0 = 1.8V supply (weak pull-down 20K) 1 = 1.5V supply	use default (0 = 1.8V supply)												
GPIO15	Reserved	RSMRST#	0 = TLS No Confidentiality (weak pull-down 20K) 1 = TLS Confidentiality	+3V_SS 												


IBEX PEAK-M (PCI-E, SMBUS, CLK)




IBEX PEAK-M (GPIO,VSS NCTF,RSVD)




GPU RST#



GPIO Pull-up/Pull-down



SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------



Integrated Clock Chip Enable	
BOARD_ID0	High = Discrete Low = SW
RSV_GPIO8	High = Disable Low = Enable




Quanta Computer Inc.



PROJECT : ZR9



Size	Document Number IBEX PEAK-M 4/6	Rev 1A
Date:	Wednesday, May 05, 2010	Sheet 11 of 47





IBEX PEAK-M (POWER)



IBEX PEAK-M (GND)








PEX_IOVDD+PEX_IOVDDQ+PEX_PLLVDD > 2.2A


N11P	AJON11P0T19
N11M	AJON11M0T20

SW@ --> iGPU & GPU Switch
SNP@ --> GPU N11P only
SNM@ --> GPU N11M only
CSP@ --> Operation P/IN


power up sequence




NB9M: VGACORE +0.90V (Normal) , +1.09V
NVVDD Maximum Settling Time






PEX_RST timing




U35A
Ispg073-nvda-n11p-es-1
COMMON




PCI EXPRESS



Only for Hybrid







SW@ --> iGPU & GPU Switch
SNP@ --> GPU N11P only
SNM@ --> GPU N11M only

N11P	AJON11P0T19
N11M	AJON11M0T20

LVDS clk spread : Center
+/-0.5% (30~33KHZ)




10 kΩ pull-down only if no spread chip used.






Quanta Computer Inc.
PROJECT : ZR9

Size	Document Number	Rev
	N11P-GE (DISPLAY) 3/5	1A
Date:	Thursday, May 06, 2010	Sheet 18 of 47






TMDs channel two

Display port output




Thermal Sensor



SNP@ --> GPU N11P only
SNM@ --> GPU N11M only


HYU	AKD5LZGTW04
SAM	AKD5LGGT506

(17) VMA_DQ[63..0]
(17) VMA_DM[7..0]
(17) VMA_WDQS[7..0]
(17) VMA_RDQS[7..0]




CHANNEL A: 256MB/512MB DDR3



(17,22,45) +1.5V_GFX




(17,21,45) +1.5V_GFX






dGPU_SELECT# dGPU_EDIDSEL#	Output
L	EV_LVDS/CRT
H	INT_LVDS/CRT





S	Yn
0	MB
1	PR



dGPU_SELECT#	Output
L	EV_LVDS
H	INT_LVDS




4/20
Remove R12 , R13 and mount L1 for EMI requirement



I@ HDMI LEVEL SHIFTER

SW@ --> iGPU & GPU Switch




Equalization Control		
PC1 PIN4	PC0 PIN3	EQ Control
L	L	8dB
L	H	4dB
H	L	12dB
H	H	0dB

```
PC0    internal PD    +3V
PC1    internal PD
DDCBUF_EN    internal PD
CFG    internal PD
DDC_EN    internal PU
```




(8) INT HDMI HPD



close to pin2/11/15/21/26/33/40/46



12/02 modify




TI 3.9K	CS23902JB00
PS 499	CS14992FB24

ESD Protect

- close to HDMI connector



SDVO I2C Control




UMA	CS22202JB18
SW	CS24702JB38


CSP@ HDMI SDVO I2C
For IV: 2.2K ohm
For SW: 4.7K ohm

R155
CSP@4.7K_4


NV suggestion near
HDMI connector



Switchable Graphic HDMI source




*l
e
p
l
i
c
a
t*





Quanta Computer Inc.
PROJECT : ZR9

Size	Document Number	Rev
	DVI (PS8101)	1A
Date:	Thursday, May 06, 2010	Sheet 24 of 47


CARD READER Controller



4 IN 1 CARD READER (MMC)



Close to connector


$$\overline{4} / \overline{20}$$


R589,R592 need to mount the bead SBY100505T121YN
(CX05T121000) for EMI .

**Quanta Computer Inc.**


PROJECT : ZR9

AU6437 CardReader


Giga-LAN BCM57760(LAN)




Flash (1M) for ASF2.0




LAN SWITCH





RJ45(LAN)



TRANSFORMER



+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA

[illegible]

1/19 change footprint

(10) USBP-
(10) USBP+

UIM_CLK
USB-
USB+
X
X

J5IM1



CLK(C3)
N/A(C6)
X
CD
DATA(C7)
GND(C5)
VCC(C1)
VCC(C3)
RST(C2)
DATA(C7)

1
2
3
4
5


UIM_PWR
UIM_VPP
UIM_RST
UIM_DATA

3G@SIM-Conn-CE015


11
12
13
14




SATA HDD(HDD)




SATA ODD (ODD)






HOLE(OTH)



ODD POWER(ODD)




Connect to PCH(GPIO21) pin Y9
and EC pin28(GPIO53)





conn and 線路follow ZQ1 and Z06, 但C and R值follow conexant

3/19 change to X7R type









conn and 線路follow ZQ1, 但C值follow conexant




Trust Platform Module (Reserved)


	Resigser Base Address
BADD=0	2E / 2F
BADD=1 (default)	4E / 4F




USB PORT(USB)



USB BOARD CONN(USB)



BLUETOOTH CONNECTOR



4/16 modify power from +3V to +3V_S5



Quanta Computer Inc.

PROJECT : ZR9


BT/USB/USB DB

Rev
1A


Date: Wednesday, May 05, 2010

Sheet 32 of 47


CABLE DOCK




MDC(MDM)




INT K/B




TOUCHPAD CONN.



Finger-Printer CONN.





CPU FAN




Quanta Computer Inc.
PROJECT : ZR9


Size	Document Number	Rev
	KB/TP+FP/FAN	1A
Date:	Thursday, May 06, 2010	Sheet 34 of 47

M/B LED




POWER D/B CONNECTOR







SM BUS PU



ACER ID




SPI FLASH



1/13 Confirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)


At 11/24 add
Winbond W25Q16AVSSIG
MXIC MX25L1606AM2C-15G
EON EN25F16-100HIP
AMIC A25L016
AKE382P0N01
AKE37FP0213
AKE382A0Q00
AKE382N0800


HWPG




INTERNAL KEYBOARD STRIP SET










[PWM]




$$TON = 3.85p \cdot RTON \cdot Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin \cdot TON)$$

$$TON = 3.85p \cdot 1M \cdot 1 / (Vin - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$

A01718 $R_{dson} = 3 \sim 4.3m\Omega$
 $L(ripple\ current)$
 $= (19 - 1.05) \cdot 1.05 / (1u \cdot 272k \cdot 19)$
 $\sim 3.64A$
 $4.3m \cdot 18 = RILIM \cdot 20uA$
 $RILIM = 3.87K \quad \text{---} \quad 3.92K$



$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$

AO4710 Rdson=11.7~14.2mOhm

L(ripple current)

$$= (19 - 1.05) * 1.05 / (1.5u * 272k * 19)$$

$$\sim 2.431A$$

14.2m*10=RILIM*20uA

RILIM=7.1K--- 7.15K




Quanta Computer Inc.

PROJECT : ZR9


Size	Document Number	Rev
	VCCP 1.05V(UP6111A)	1A


Date: Wednesday, May 05, 2010




Sheet 41 of 47




 Quanta Computer Inc. PROJECT : ZR9		
Size	Document Number DDR 1.5V(TPS51116)	Rev 1A
Date:	Wednesday, May 05, 2010	Sheet 42 of 47









Model	REV	DATE	CHANGE LIST
ZR9	A		
		20091117	page 10:delete R8145 & add C8407 & modify usb port define --> sim card to port 5 ,docking to port 0 page 34:modify CN7059 pin define page 30:modify speaker out circuit Evan Wang update Power circuit
		20091119	page 33 :cn9055 pin.67 change net name DCIN to Dock IN page 18 Base on Design Guide , DVI should change to port E. Evan Wang update Power circuit
		20091124	page 4 :add R529,R232,R537,R527,R213,R524,R538,R536,R534,R528,R230 page 19 :delete R3515,R3514,Q3500,Q3501 page 24 :change net name MB_HDMI_DDCData ,Ma_HDMI_DDCCLK to SDVO_CtrlL Data , DV0_CtrlL CLK page 34 :delete R7451 & change R7442 to 1K , add C8031,C9053 page 30 :U9001 Pin.26 CT021change PD to AGND & add R13069,R228,R233 page 24 :delete R9798,R9810 page 35 :add LED7005,R7402,R7408 & modify CN7008 Pin define page 19 :add R3590 to PU +3V_GPX
		20091126	Evan Wang update Power circuit 1. Add FC9020(Iu/25V 6),2. PR9028 changes to 150K 4,3. PR9025 changes to 39K 4,4. Add PQ3008(SW6AOL1448),5.GPU_CORE solution change to MAX8722. page 35 :del LED7005,R7402,R7408 page 14 :J01M8000 SWAP PIN page 15 :J01M8999 SWAP PIN page 21 :U3502,U3509,U3503,U3508 SWAP PIN page 22 :U3504,U3500,U3501,U3507 SWAP PIN page 24 :U15 SWAP PIN page 27 :U45 SWAP PIN
		20091127	page 32 :Delete R295,R296,R297,R298,R363,R346,L28,L29,L32 page 16 :Delete C3513,C3500,C3643,C3644,C3501 page 21 :Delete C567,C569,C7,C560 page 22 :Delete C565,C563,C20,C564 page 35 :add LED2,R7402 & modify CN7008 Pin define page 23 :CN9049 modify pin define & change E pin page 32 :CN7008 modify pin define page 36 :U7020:L4 net name WLN_LED# change to U7020.L12 & add net name WLN_LED# on U7020.98 Evan Wang update Power circuit
		20091202	page 6 :del R8237 page 12:del R8268 & add R8432,R8433 page 30:del R228
		20091203	page 32:CN11 change Pin define page 35:del D13,U7022 & add R13093,R12101 page 35:add R7406,LED7001 page 23:CN9049 change to 8 pin
		20091210	page 35:R7398,R7399,R7400R7402,R7403,R7404,R7405,R7406 chnange to 150 ohm page 35:add Q7027
		20091214	page 24:add R9802,R9798
		20100106	page 4: change R185 to NC page 8: change R395 to un-mount page 10: change C715,C714 to 33pf & add R508,R653,R654,R655,R656,R657 & for LAN SMBus Form SMB_CLK_MEO,SMB_DATA_MEO to ICH_SMBCLK,ICH_SMBDATA & change high resistor 4.7k ohm R134,R135 close to chip side page 11: Chnange dBPU_PWR_EN pin high resistor 10k un-mount page 18: change C595,C596 to 33pf page 23: V0A power add poly switch page 26: LAN SMBus change net name to ICH_SMBCLK,ICH_SMBData & C228,C229 to 33pf page 28: del net name RP_EN & R559 & R511 un-mount page 31: change R508 to NC page 33: Dock power add poly switch & R269,C392 un-mount page 35: change Q9 to N type & add R660,R659 page 36: add R658 Evan Wang update Power circuit
		20100125	page 30: add connector CN25 & change L29 , L30 , L31 , L32 , L47, L48 , C531 , C530 to docking side page 33: add connector CN26 page 33: CN17 ADOGND change to ADOGND_2 Evan Wang update Power circuit
		20100201	page 23: add U51 page 33: CN26 ADOGND change to ADOGND_2 page 36: add R547 page 33: add R554,R559 & D27 page 33: Docking power add f2,f3 page 27: CN12 chnange footprint
		20100202	
		20100205	
		20100325	page 12: Add C510 to decrease CRT DAC ripple noise page 26: Change R589, R592 to lead for EMI require page 36: C478 , C580 change from 1uF to 5uF for WLC package quality page 36: R404 pull up to 100K for docking insert detect page 35: Change F0WLED5 power to +3V_Es to prevent when ES go into power saving, power LED will turn on in Battery only. page 35: Modify JB/WiFi LED turn on behavior
		20100416	page 32 : Modify B/F power from +3V to +3V_Es page 23 : 1. Change L1 to 0805 size 2. Change R12 , R13 from 0603 to 0402 page 31 : Change PR103 , PQ27 to W.C page 23 , 36 : Delete PANEL_COLOR and PANEL_ENG per Eo Requirement. page 41 : PR209 changes to 4.3K/F 4(CS24302PF07) page 37 : Mount PR11 and changes to 2.2 6(CS-2203F911) page 37 : Mount FC12 and changes to 1500p/50V 6(CH21506K915) page 43 : PR24 changes to 8W@2.2 6(CS-2203F911) page 43 : PC24 changes to 8W@1500p/50V 4(CH21506KB14) page 35 : Change BXP power LED size from 0805 to 0603 and the quantity increase to two page 23 : Add cap. C531 , C748-C752 for monitor test page 23 : Remove R12 , R13 and mount common mode choke L1 for EMI Requirement page 25 : R589,R592 need to mount the bead s8V1005057121W(CX057121000) for EMI Requirement page 30 : EMI suggested that R421 , R331 need to be mounted page 30 : R384 , R385 need to mount the bead(CX471T10000) for EMI page 30 : C525 , C527 need to mount cap. 20pF for EMI
		20100420	