

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF INVENTEC CORPORATION AND SHALL NOT BE REPRODUCED, COPIED, OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION, INVENTEC CORPORATION, 2009 ALL RIGHT RESERVED.

HSF Property:ROHS

ACER

JM31/SJM31/BAP31

Discrete

MAIN BOARD

2009.05.26

Tuesday, May 26, 2009		A03
DATE	CHANGE NO.	REV

DRAWER		EE	DATE	POWER	DATE	INVENTEC TITLE BAP31G SFF			
DESIGN									
CHECK									
RESPONSIBLE									
SIZE=						VER:			
FILE NAME: XXXXX.XXXXXX.XXX						SIZE	CODE	DWG NUMBER	REV
PIN XXXXXXXX000000						C	CS	D-CS-1310A2264501-ALG	A03
						SHEET	1	of	47

1. Schematic Page Description :

Montevina Schematic Ver : A03

1. Title

2. Schematic Page DESCR

3. Block Diagram

4. Annotations

5. Schematic Modify

6. Timing Diagram

7. Power Block Diagram

8. Adaptor in/Charge

9. 5VLA/5VA/3VA

10. 3VS/5VS/1.5V (DDR3)

11. 1.05VS/1.5S/1.8V/1.5VA

12. Power Latch/1.5VS/SCREW HOLE

13. CPU Core Power

14. GPU Core Power

15. Penryn Processor(1/2)

16. Penryn Processor(2/2)

17. CPU Thermal

18. Cantiga Host(1/6)

19. Cantiga DMI/Graph(2/6)

20. Cantiga DDRII(3/6)

21. Cantiga Power(4/6)

22. Cantiga Power(5/6)

23. Cantiga Ground(6/6)
24. Clock Generator

25. DDR3 SDRAM SO-DIMM0

26. DDR3 SDRAM SO-DIMM1

27. ICH9M CPU/IDE/SATA(1/4)

28. ICH9M PCI/PCIE/DMI/USB(2/4)

29. ICH9M GPIO(3/4)

30. ICH9M Power/GND(4/4)

31. LCD CNN/SATA/3G/WLAN

32. KBC ITE8512F

33. IO CN

34. IO CN

35. IO CN

36. Audio Codec

37. BLANK

38. M92-S2(1/5)

39. M92-S2(2/5)

40. M92-S2(3/5)

41. M92-S2(4/5)

42. M92-S2(5/5)

43. DDR3 VRAM


44. HyBrid Switch

45. dGPU Power

46. dGPU Power

47. dGPU Power

3. Block Diagram :



4. Net name Description :

Voltage Rails

DCIN	Primary DC system power supply
+5VLA	5.0V always on power rail by LATCH or ACIN
+5VA	5.0V always on power rail by ECPWON
+3VA	3.3V always on power rail by ECPWON
+5VS	5.0V switched power rail by SLP_S3#_3R
+3VS	3.3V switched power rail by SLP_S3#_3R
+1.8VS	1.8V switched power rail by SLP_S3#_3R
VCC_CORE	Core Voltage for CPU
+1.05VS	1.05V power rail for AGTL+ termination/Core for GMCH by SLP_S3#_3R
+1.25VS	1.25V switched power rail by SLP_S3#_3R
+1.5VS	1.5V power rail for CPU PLL/DMI;PCIE;DDRIII DLLs for GMCH/Core;PCIE for ICH9m by SLP_S3#_3R
+1.5V	1.5V power rail for DDRII by SLP_S5#_3R
0.75VDDT_DDRIII	0.75V DDRII Termination Voltage by SLP_S3#_3R

Part Naming Conventions

C	=	Capacitor
CN	=	Connector
D	=	Diode
F	=	Fuse
L	=	Inductor
Q	=	Transistor
R	=	Resistor
RP	=	Resistor Pack
U	=	Arbitrary Logic Device
Y	=	Crystal and Osc

Net Name Suffix

#	=	Active Low signal
---	---	-------------------

5. Board Stack up Description

PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer
Layer 4		Power Plane
Layer 5		Stripline Layer
Layer 6		Stripline Layer
Layer 7		Ground Plane
Layer 8		Solder Side, Microstrip signal Layer

	Differential Impedance for Microstrip	Differential Impedance for Stripline
Host Clock	95 ohm +/- 20%	95 ohm +/- 20%
PCI-E Clock	95 ohm +/- 20%	95 ohm +/- 20%
DDR3 CLK	75 ohm +/- 20%	75 ohm +/- 20%
DDR3 Strobe	90 ohm +/- 20%	90 ohm +/- 20%
DMI Bus	95 ohm +/- 20%	95 ohm +/- 20%
PCIE Bus	95 ohm +/- 20%	95 ohm +/- 20%
SDVO	95 ohm +/- 20%	95 ohm +/- 20%
SATA	95 ohm +/- 20%	95 ohm +/- 20%
USB	90 ohm +/- 20%	90 ohm +/- 20%
LVDS	95 ohm +/- 20%	95 ohm +/- 20%
Lan	95 ohm +/- 20%	95 ohm +/- 20%

Power Rail	Destination	Voltage	S0 Current
VCC_CORE	Penryn SFF HFM: LFM:	1.3319V~1.4375V~1.4591V 0.9221V~0.9625V~0.9739V	18A
1.05VS	Penryn SFF : AGTL+ termination Cantiga GS: Core Cantiga GS: PCIE Cantiga GS:Core+HIMEL+HSIO Cantiga GS:VCC_GMCH Cantiga GS:VCCA_SM_CK and NCTF Cantiga GS:VCC_DMI Cantiga GS:VCCA_SM Cantiga GS:VTT ICH9M:VCC1_05 ICH9M:DMI ICH9M:CPU_IO	1V~1.05V~1.10V 0.997V~1.05V~1.102V 0.9975V~1.05V~1.1025V 0.9975V~1.05V~1.1025V 0.997V~1.05V~1.102V 0.997V~1.05V~1.102V 0.997V~1.05V~1.102V 0.997V~1.05V~1.102V 0.997V~1.05V~1.102V 0.997V~1.05V~1.102V	4.5A 8.7A 1.78A 2.898A 10.154A 37.95mA 456mA 747.5mA 852mA 1.634A 48mA 2mA
1.5VS	Penryn SFF PLL Cantiga GS: QDAC Cantiga GS: LVDS Cantiga GS: TVDAC Cantiga GS: Various PLLS analog supply Cantiga GS: VCC_SM_CK Cantiga GS: VCC_SM ICH9M:PCIE_ICH ICH9M:SATA_ICH ICH9M:VCC_GLAN Mini Card: Express Card:	1.425V~1.5V~1.575V 1.425V~1.5V~1.575V 1.71V~1.8V~1.89V 1.425V~1.5V~1.575V 1.425V~1.5V~1.575V 1.425V~1.5V~1.575V 1.425V~1.5V~1.575V 1.425V~1.5V~1.575V 1.425V~1.5V~1.575V 1.425V~1.5V~1.575V 1.425V~1.5V~1.575V	130mA 0.5mA 60.31mA 35mA 485mA 149.5mA 3.1625A 646mA 1.342A 80mA 650mA
1.5V	Cantiga GS: DDRIII System Memory	1.425V~1.5V~1.575V	3.1A(800M) 4.1A(1067M)
0.75VDDT_DDRIII	DDRIII Terminator:	0.7125V~0.75V~0.7875V	1.0A
3VS	Cantiga GS: HV CMOS Cantiga GS: VCCS_TVDAC ICH9M:VCC3_3 ICH9M:VCCGLAN3_3 Thermal Sensor: Mini Card: UMTS Express Card: CLK Generator: ICS9LPRS365BKLF Mini Card: WirelessLan Bluetooth: Super I/O: IT8305E Azalia Codec: ALC262 Azalia MDC:	3.135V~3.3V~3.465V 3.135V~3.3V~3.465V 3.135V~3.3V~3.465V 3.135V~3.3V~3.465V 3.0V~3.3V~3.6V 3.135V~3.3V~3.465V 3.135V~3.3V~3.465V 3.135V~3.3V~3.465V 3.0V~3.3V~3.6V	105.3mA 78mA 308mA 1mA 5mA 1.3A 500mA
1.8VS	DVI	3.0V~3.3V~3.6V	120mA
3VA	ICH9M: RTC ICH9M:VCCSUS3_3 ICH9M:VCCCL3_3 ICH9M:VCCLAN3_3 LCD: Lan:AR8131 Azalia MDC: Flash ROM: BIOS	2V~3.3V~3.465V 3.135V~3.3V~3.465V 3.135V~3.3V~3.465V 3.135V~3.3V~3.465V 3.0V~3.3V~3.6V 3.0V~3.3V~3.6V	6uA 212mA 73mA 78mA 2A 1A
5VS	Cardreader: RTS5159 Azalia Codec: ALC269 HDD: SATA ODD: SATA Audio AMP: G1432 Inverter: WebCam	3.0V~3.3V~3.6V 3.0V~3.3V~3.6V 4.75V~5.0V~5.25V 4.75V~5.0V~5.25V 4.75V~5.0V~5.25V	Max: 1.5A ; R/W: 460mA ; STDBY: 70mA Max: 1.5A ; R/W: 900mA ; STDBY: 45mA
5VA	USB: x 2 ports USB	5VA 5VA	1A 2A 1.5A
5VLA	Control Power		
3VLA	EC: ITE8512E	3.0V~3.3V~3.6V	300mA

INVENTEC

TITLE

BAP31G SFF

ANNOTATIONS

SIZE

Custom

CODE

CS

DOCNUMBER

D-CS-1310A2264501-ALG_A03

REV

A03

CHANGE by

S-H Chung

DATE

Tuesday, May 26, 2009

SHEET

4 of 47

6.Schematic modify Item and History :

- 2009.0108
- 1. ADD USB P3 for Docking, USB P5 for Finger printer, Modify CN5 -----P28
 - 2. Modify CN20 to 50pin-----P33
 - 3. Move PWR_SWIN# from CN14 to CN20
 - 4. ADD TPM module-----P34

- 2009.0109
- 1. ADD DOCK_USB_EN, DOCK_CRT_IN#-----P32, 33

- 2009.0112
- 1. Change power item: R490,R291,BAT CNN TH PIN


INVENTEC			
TITLE BAP31G SFF			
Schematic Modify			
SIZE Cu8000	CODE CS	DOCNUMBER D-CS-1310A2264501-ALG	REV A03
CHANGE by S-H Chung		DATE Tuesday, May 26, 2009	SHEET 5 of 47

SYSTEM POWER ON/OFF SEQUENCE

Drawing : Wendy, Huang


Power on/off sequence AC insert (without Battery Pack)

Power on sequence Power off sequence




Power on/off sequence Battery insert (without AC adapter)

Power on sequence Power off sequence




Power on/off sequence AC insert(with charge over 95%)

Power on sequence Power off sequence




Power on/off sequence AC insert(without charge over 95%)

Power on sequence Power off sequence




Suspend And Resume Sequence (S3)

Suspend sequence Resume sequence



Power on/off sequence after windows shoutdown (WOL enable)

Suspend sequence Resume sequence



INVENTEC

TITLE
BAP31G SFF

Time Diagram


SIDE CODE DOC NUMBER REV


Custom CS D-CS-1310A226501-ALG 47


CHANGE by S-H Chung DATE Tuesday, May 26, 2009

SHEET 6 of 47



Power Block Diagram :










1.5VS





EMI Cap




For Green PC











No stub on H_STPCLK test point

Route to TP via and place gnd via w/in 100mils




A#[32:39], APM#[0-1]: Leave escape routing on for future functionality



Comp0,2 connect with Zo=27.4ohm, make trace length shorter than 0.5" and width is 18mils.
Comp1,3 connect with Zo=55ohm, make trace length shorter than 0.5" and width is 5mils

Comp0,2 connect with Zo=27.4ohm, make trace length shorter than 0.5" and width is 18mils.
Comp1,3 connect with Zo=55ohm, make trace length shorter than 0.5" and width is 5mils



ULV Dual-Core : 18A(max)
ULV Single-Core : 9A(max)

Power-up peak current : 4.5A (max)
Steady-state current : 2.5A (max)

Place these inside socket cavity on L8
(North side secondary)

Place these inside socket cavity on L8
(South side secondary)

Place these inside socket cavity on L1
(North side Primary)

Place these inside socket cavity on L1
(South side Primary)

North side secondary

South side secondary

Route VCCSENSE and VSSSENSE traces
at 27.4 ohms. Place PU and PD within
2 inch of CPU

Place these inside socket cavity on L8
(North side secondary)

130mA (max)

Close to CPU
pin B34

Impedance 55 Ohm, W:S= 1:2

Mismatch 25mil

18mil
7mil space
25mil space with other

CPU Penryn_SFF FCBGA 956P INTEL
6025B0091302

INVENTEC

BAP31G SFF

Penryn Processor(2/2)


SIZE CODE DOCNUMBER
Custom CS D-CS-1310A2264591-ALG_A03

SHEET 16 of 47


CHANGE by S-H Chung

DATE Tuesday, May 26, 2009

THERMAL SENSOR



Fan control



OK


INVENTEC


TITLE
BAP31G SFF


CPU Thermal


SIZE	CODE	DOC. NUMBER	REV
Custom	CS	D-CS-1310A2264501-ALG	A03

CHANGE by	S-H Chung	DATE	Tuesday, May 26, 2009
-----------	-----------	------	-----------------------












*** Match the trace lengths of the complementary signals within each differential pair to +/- 5 mils






```




graph LR
    subgraph GMCH
        Tx1[Tx]
        Rx1[Rx]
        LA[LA]
        LB[LB]
        LZ[LZ]
        LY[LY]
    end
    subgraph ExpressMiniCard [Express/Mini Card]
        Rx2[Rx]
        Tx2[Tx]
    end
    Tx1 --- LA
    LA --- LB
    LB --- C1[Capacitor]
    C1 --- LC[LC]
    LC --- Rx2
    Rx1 --- LZ
    LZ --- LY
    LY --- Tx2

```






FSA	FSB	FSC	FSB CLOCK FREQUENCY	HOST CLOCK FREQUENCY
1	1	0	667	166
0	1	0	800	200
0	0	0	1067	266 *



CR#_A:	Byte 5 bit 6=0--->SRC0 bit 6=1--->SRC2	BIT 7=1 (Enable)
CR#_C:	Byte 5 bit 2=0--->SRC0 bit 2=1--->SRC2	BIT 3=1 (Enable)
CR#_B:	Byte 5 bit 4=0--->SRC1 bit 4=1--->SRC4	BIT 5=1 (Enable)
CR#_D:	Byte 5 bit 0=0--->SRC1 bit 0=1--->SRC4	BIT 1=1 (Enable)
CR#_E:	SRC6 (Byte 6)	BIT 7=1 (Enable)
CR#_F:	SRC8 (Byte 6)	BIT 6=1 (Enable)
CR#_G:	SRC9 (Byte 6)	BIT 5=1 (Enable)
CR#_H:	SRC10 (Byte 6)	BIT 4=1 (Enable)

INVENTEC			
BAP31G SFF			
Clock Generator			
SIZE	CODE	DOCNUMBER	REV
CUSTOM	CS	D-CS-1310A2264501-ALG	A03
SHEET	24	of	47

SO-DIMM0



Other signal	20mil	20mil
M_VREF	20mil	
Other signal		

OK

Place these 2.2uF caps near
So-Dimm1


Place these 0.1uF caps near
So-Dimm0 pin79~pin115 area

160mil

INVENTEC			
TITLE BAP31G SFF			
DDR3 SDRAM SO-DIMM0			
SIZE Custom	CODE CS	DOC NUMBER D-CS-1310A2264501-ALG	REV A03
SHEET		25	of 47


RTC Circuit

- 1. RC delay time should be in the range of 18-25ms
- 2. It is recommended that this larger capacitor and small resistor value in order to reduce the likelihood of glitching of RTCRST#



For JM31, SJM31 For BAP31


For Green PC




CABLE, ROUND, 3POS, 75mm, I, RTC_NU 6027B0066801

RTC Battery Life : 220mAh (220000uAh) / 6uA = 4.2 year

Place all series resistors 0.6 to 2.6 inches from the ICH9



Distance between the ICH9-M and cap on the "P" signal should be identical distance between the ICH9-M and cap on the "N" signal for same pair.



ICH8m internal VR enable strap

	Enable	Disable
INTVRMEN	1(Default)	0


Internal VRM enabled for VccSus1_05, VccSus1_5, VccCL1_5, VccLAN1_05 and VccCL1_05

ACZ_SDATAOUT strap functionality base on RSV09 strap
XOR chain entrance (RSV09 pulled low)
PCIe port config bit 1(RSV09 not pulled low)

Stuff for XOR chain testing


XOR Chain Entrance Strap - to be updated	
ICH_TP3	HDA_SDOOUT
RSV0	RSV0
0	1
1	0
1	0
1	1

- 1. The ICHm requires a length less than 1 inch on each branch (from crystal's terminal to RTCXn ball)
- 2. Routing the RTC circuit should be kept simple to simplify the trace length measurement and increase accuracy on calculating trace capacitances
- 3. On FR-4, a 5-mils trace has approximately 2pF per inch
- 4. Trace signal coupling must be limited as much as possible by avoiding the routing of adjacent PCI signals close to RTCX1 and RTCX2
- 5. Ground coupling plane is highly recommended



Placed within 500mils of ICH9m ball

Short pins AG1 and AG2 at the package



By Tony

INVENTEC

BAP31G SFF





ICH9M CPU/IDE/SATA(I/O)

SIZE	CODE	DOC NUMBER	REV
Custom	CS	D-CS-1310A2264501-ALG	A03

CHANGE by S.H.Chung DATE Tuesday, May 26, 2009

27 of 47


PCIE AC coupling caps need to be within 250mils of the driver



PCI_GNT#3 No stuff : by default
Stuff : For ASB swap override

PCI_GNT#0	SPI_CS1#	
1	1	LPC
1	0	PCI
0	1	SPI


Check BIOS type




SUSCLK duty cycle can be between 30% and 70%

RSMRST# should go high no sooner than 10ms after both Vccsus3_3 and Vccsus1_5 have reached their nominal voltage
Rise edge : 1-2us
ICH9m Spec : less 50us


ICH9m strap




PMU P/U



BIOS ID setting				
Project	MB_ID3	MB_ID2	MB_ID1	MB_ID0
JM31 (UMA)	1	1	1	1
SJM31 (UMA)	1	1	1	0
BAP31 (UMA)	1	1	0	1
BAP41 (UMA)	1	1	0	0
JM31 (dGPU)	1	0	1	0
SJM31 (dGPU)	1	0	0	1
BAP31 (dGPU)	1	0	0	0
BAP41 (dGPU)	0	1	1	1
BAP51 (dGPU)	0	1	1	0
	0	1	0	1
	0	1	0	0
	0	0	1	1
	0	0	1	0
	0	0	1	0
	0	0	0	1
	0	0	0	0




INVENTEC
BAP31G SFF
ICH9M GPIO(3/4)
SIZE CODE DOCNUMBER
Custom CS D-CS-1310A2264501-ALG_A03
SHEET 29 of 47




U40E	VSS[001]	U6
B4	VSS[002]	U7
B7	VSS[003]	U8
B10	VSS[004]	U9
B13	VSS[005]	U10
B16	VSS[006]	U11
B19	VSS[007]	U12
B22	VSS[008]	U13
D2	VSS[009]	U14
D24	VSS[010]	U15
E5	VSS[011]	U16
E7	VSS[012]	U17
E9	VSS[013]	U18
E11	VSS[014]	U19
E13	VSS[015]	U20
E15	VSS[016]	U21
E17	VSS[017]	U22
E19	VSS[018]	U23
E21	VSS[019]	U24
F24	VSS[020]	U25
G5	VSS[021]	U26
G6	VSS[022]	U27
G10	VSS[023]	U28
G12	VSS[024]	U29
G13	VSS[025]	U30
G16	VSS[026]	U31
G19	VSS[027]	U32
G21	VSS[028]	U33
H10	VSS[029]	U34
H12	VSS[030]	U35
H18	VSS[031]	U36
H23	VSS[032]	U37
J5	VSS[033]	U38
J9	VSS[034]	U39
J10	VSS[035]	U40
J11	VSS[036]	U41
J12	VSS[037]	U42
J13	VSS[038]	U43
J15	VSS[039]	U44
K2	VSS[040]	U45
K5	VSS[041]	U46
K8	VSS[042]	U47
K10	VSS[043]	U48
K11	VSS[044]	U49
K12	VSS[045]	U50
K13	VSS[046]	U51
K17	VSS[047]	U52
K23	VSS[048]	U53
L5	VSS[049]	U54
L6	VSS[050]	U55
L9	VSS[051]	U56
L10	VSS[052]	U57
L16	VSS[053]	U58
L17	VSS[054]	U59
L21	VSS[055]	U60
L22	VSS[056]	U61
L25	VSS[057]	U62
M9	VSS[058]	U63
M10	VSS[059]	U64
M12	VSS[060]	U65
M13	VSS[061]	U66
M14	VSS[062]	U67
M16	VSS[063]	U68
M17	VSS[064]	U69
M23	VSS[065]	U70
N6	VSS[066]	U71
N9	VSS[067]	U72
N10	VSS[068]	U73
N12	VSS[069]	U74
N13	VSS[070]	U75
N14	VSS[071]	U76
N16	VSS[072]	U77
N17	VSS[073]	U78
N21	VSS[074]	U79
N22	VSS[075]	U80
N26	VSS[076]	U81
N27	VSS[077]	U82
N28	VSS[078]	U83
P9	VSS[079]	U84
P10	VSS[080]	U85
P12	VSS[081]	U86
P13	VSS[082]	U87
P14	VSS[083]	U88
P17	VSS[084]	U89
P24	VSS[085]	U90
R5	VSS[086]	U91
R7	VSS[087]	U92
R8	VSS[088]	U93
R9	VSS[089]	U94
R10	VSS[090]	U95
R16	VSS[091]	U96
R17	VSS[092]	U97
R19	VSS[093]	U98
R21	VSS[094]	U99
R22	VSS[095]	U100
R26	VSS[096]	U101
T2	VSS[097]	U102
T6	VSS[098]	U103
T10	VSS[099]	U104
T11	VSS[100]	U105
T12	VSS[101]	U106
T13	VSS[102]	U107
T14	VSS[103]	U108
T15	VSS[104]	U109
T16	VSS[105]	U110
T23	VSS[106]	U111

LVDS Interface




PCIE Mini Card(WLAN)




SIM CARD slot


On Chip 5V to 3.3V regulator. No external regulator required
On-Chip power MOSFETs for supplying flash media card power.




HDD I/F







PCIE Mini Card for 3G



For Green PC



To K/B(No Use)



5P NT C2020-LA1J-B160T MISAKI

SW2

1 2




3 4

6026B0061801







X1 32

Y2 32

OK

[illegible]

INVENTEC			
TITLE BAP31G SFF			
BDP			
Size	CODE	DOC. NUMBER	REV
Custom	CS	D-CS-1310A2264501-ALG	A03
SHEET		34	of 47




INVENTEC				
BAP31G SEF				
Audio Codec				
TITLE	DOC NUMBER	REV		
Custom	C3	0-CS-1310A2268501-ALG		
SIZE	CS	REV		
Sheet	36	47		

BLANK

INVENTEC

TITLE
BAP31G SFF BLANK


SIZE	CODE	DOC NUMBER	REV
Custom	CS	D-CS-1310A226-S01-ALG	A00



GPIO_13	GPIO_12	GPIO_11	For DDR3
0	0	0	128M
0	0	1	256M(Default)
1	1	0	Reserved



MEM_ID3	MEM_ID2	MEM_ID1	MEM_ID0	VENDOR
0	0	0	0	Hynix 64Mx16
1	0	0	0	Samsung 64Mx16

PWRCNTL_1	PWRCNTL_0	VDDC
1	1	0.9V
1	0	0.95V
0	1	1.05V
0	0	1.1V




FOR JM/SJM31 ONLY
BAP31 NU

R454	150-1%-1/16W-0402_NU
R453	150-1%-1/16W-0402_NU
R441	150-1%-1/16W-0402_NU




RESERVE SERIAL EEPROM 512K/1M


INVENTEC			
BAP31G SFF			
M92 [2/5]			
SIZE	CODE	DOCNUMBER	REV
Custom	CS	D-CS-1310A2264591-ALG_A03	39
SHEET		47	



For 92, DPx_VDD10 = 1.1V
For Future ASIC, DPx_VDD10 = 1.0V



PIN STRAPS



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1 = INSTALL 10K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X
BF_GEN2_EN_A	GPIO2	PCIE GEN2 ENABLED	X
RSVD	GPIO8		0
BF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21		0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	X
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	X X X
VP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	X
RSVD	GENERIC		0
AUD[1]	HSYNC	AUD[1] AUD[0]	0
AUD[0]	VSYNC	0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	X X

AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

H2SYNC	GENERIC
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET	
GPIO21_BB_EN	

BAP31 R721, R722 OPEN
DVI no need Audio fuction
JM31/SJM31 R721, R722 install
HDMI need Audio function

INVENTEC

TITLE BAP31G SFF M92 [4/5]			
SIZE Custom	CODE CS	DOC NUMBER D-CS-1310A2264501-ALG	REV A03
SHEET		41 of	47

U24C



U24



PLACE MVREF DIVIDERS
AND CAPS CLOSE TO ASIC




DIVIDER RESISTORS	DDR2/DDR3	GDDR3
MVREF TO 1.8V (Ra)	100R	40.2R
MVREF TO GND (Rb)	100R	100R




BAP31G SFF

MS2 [5/5]			
SIZE	CODE	DOC. NUMBER	REV
Custom	CS	D-CS-1310A2264501-ALG	A03
SHEET		42	of 47


CRT HSYNC/VSNC/DDC SW




CRT R/G/B SW




LVDS SW




LCD DDC SW



LVDS BKL and Vcc Enable SW





LCD PWM SW



Signal	During Reset	After Reset	Description
DGPU_PWR_EN#	High	High	0 : dGPU power switch turned on 1 : power switch turned off
DGPU_PWROK			0 : dGPU power is not stable 1 : dGPU power is stable
DGPU_HOLD_RST#	Low	Low	0 : Keep dGPU in reset 1 : Reset is released
DGPU_SELECT#	High	High	0 : Display switch enabled for dGPU 1 : Display switch enabled for iGPU
HPD_INT#			0 : DVI insertion 1 : No DVI insertion
PWM_SELECT#		High	0 : PWM switch enabled for dGPU 1 : PWM switch enabled for iGPU
EDID_SELECT#		High	0 : EDID/DDC switch enabled for dGPU 1 : EDID/DDC switch enabled for iGPU

INVENTEC

TITLE BAP31G SFF			
Hybrid Switch			
SIZE Custom	CODE CS	DOCNUMBER D-CS-1310A2264501-ALG	REV A03
SHEET 44		REV 47	



PWRCNTL_1	PWRCNTL_0	VDDC
1	1	0.9V
1	0	0.95V
0	1	1.05V
0	0	1.1V

