





```
EV@: Stuff when external VGA used
SH@: Stuff when SATA HDD used
PH@: Stuff when PATA HDD used
```




FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	200	100	33

Default




PREQ3(PCIE) Latched Select
"0" : CLK Enable
"1" : CLK Disable Control : PCIE 2,4,6,8


PREQ4(PCIE) Latched Select
"0" : CLK Enable
"1" : CLK Disable Control : PCIE 1,3,5,7




A1A-change X1,X2 capacitor from 27pf to 33pf(CL=20pf)





A1A-FSB Frequency Select:by CPU driven



Place these termination to close CK410M.



A1A:Change pin 3 PCLK_LAN to PCLK_TPM












PROJECT : ZC1

Quanta Computer Inc.

Size	Document Number	Rev
	CLOCK GENERATOR	1A
Date:	Friday, December 09, 2005	Sheet 2 of 46







H_XRCOMP
H_XSCOMP
H_XSWING
H_YRCOMP
H_YSCOMP
H_YSWING

2 CLK_MCH_BCLK
2 CLK_MCH_BCLK#

Short Stub < 100mils
extract from same point


U44A
H_D#_0 F1
H_D#_1 J1
H_D#_2 H1
H_D#_3 J6
H_D#_4 H3
H_D#_5 K2
H_D#_6 G1
H_D#_7 G2
H_D#_8 K9
H_D#_9 K1
H_D#_10 K7
H_D#_11 J8
H_D#_12 H4
H_D#_13 H13
H_D#_14 K11
H_D#_15 G4
H_D#_16 T10
H_D#_17 W11
H_D#_18 T3
H_D#_19 U7
H_D#_20 U9
H_D#_21 U11
H_D#_22 T11
H_D#_23 W9
H_D#_24 T1
H_D#_25 T8
H_D#_26 T4
H_D#_27 U5
H_D#_28 T9
H_D#_29 W6
H_D#_30 T5
H_D#_31 AB7
H_D#_32 AA9
H_D#_33 W4
H_D#_34 W3
H_D#_35 Y3
H_D#_36 Y7
H_D#_37 W5
H_D#_38 Y10
H_D#_39 AB8
H_D#_40 W2
H_D#_41 AA4
H_D#_42 AA7
H_D#_43 AA2
H_D#_44 AA6
H_D#_45 AA10
H_D#_46 Y8
H_D#_47 AA1
H_D#_48 AB4
H_D#_49 AC9
H_D#_50 AB11
H_D#_51 AC11
H_D#_52 AB3
H_D#_53 AC2
H_D#_54 AD1
H_D#_55 AD9
H_D#_56 AC1
H_D#_57 AD7
H_D#_58 AC6
H_D#_59 AB5
H_D#_60 AD10
H_D#_61 AD4
H_D#_62 AC8
H_D#_63

H_XRCOMP E1
H_XSCOMP E2
H_XSWING E4
H_YRCOMP Y1
H_YSCOMP U1
H_YSWING W1

AG2
AG1

Calistoga(945PM)

HOST



+1.05V 1.05V 2,3,4,8,9,10,14,17,44

H_VREF :10 mils/20 mils space
Place within 100 mils



PROJECT : ZC1
Quanta Computer Inc.

Size	Document Number	Rev
	GMCH HOST(1 OF 6)	1A
Date:	Friday, December 02, 2005	Sheet 6 of 46

13 M_A_DQ[63:0]

M_A_DQ0	AJ35	SA_DQ0
M_A_DQ1	AJ34	SA_DQ1
M_A_DQ2	AM31	SA_DQ2
M_A_DQ3	AM33	SA_DQ3
M_A_DQ4	AJ36	SA_DQ4
M_A_DQ5	AK35	SA_DQ5
M_A_DQ6	AJ32	SA_DQ6
M_A_DQ7	AH31	SA_DQ7
M_A_DQ8	AN35	SA_DQ8
M_A_DQ9	AP33	SA_DQ9
M_A_DQ10	AR31	SA_DQ10
M_A_DQ11	AP31	SA_DQ11
M_A_DQ12	AN38	SA_DQ12
M_A_DQ13	AM36	SA_DQ13
M_A_DQ14	AM34	SA_DQ14
M_A_DQ15	AN33	SA_DQ15
M_A_DQ16	AK26	SA_DQ16
M_A_DQ17	AL27	SA_DQ17
M_A_DQ18	AM26	SA_DQ18
M_A_DQ19	AN24	SA_DQ19
M_A_DQ20	AK28	SA_DQ20
M_A_DQ21	AL28	SA_DQ21
M_A_DQ22	AM24	SA_DQ22
M_A_DQ23	AP26	SA_DQ23
M_A_DQ24	AP23	SA_DQ24
M_A_DQ25	AL22	SA_DQ25
M_A_DQ26	AP21	SA_DQ26
M_A_DQ27	AN20	SA_DQ27
M_A_DQ28	AL23	SA_DQ28
M_A_DQ29	AP24	SA_DQ29
M_A_DQ30	AP20	SA_DQ30
M_A_DQ31	AT21	SA_DQ31
M_A_DQ32	AR12	SA_DQ32
M_A_DQ33	AR14	SA_DQ33
M_A_DQ34	AP13	SA_DQ34
M_A_DQ35	AP12	SA_DQ35
M_A_DQ36	AT13	SA_DQ36
M_A_DQ37	AT12	SA_DQ37
M_A_DQ38	AL14	SA_DQ38
M_A_DQ39	AL12	SA_DQ39
M_A_DQ40	AK9	SA_DQ40
M_A_DQ41	AN7	SA_DQ41
M_A_DQ42	AK8	SA_DQ42
M_A_DQ43	AK7	SA_DQ43
M_A_DQ44	AP9	SA_DQ44
M_A_DQ45	AN9	SA_DQ45
M_A_DQ46	AT5	SA_DQ46
M_A_DQ47	AL5	SA_DQ47
M_A_DQ48	AY2	SA_DQ48
M_A_DQ49	AW2	SA_DQ49
M_A_DQ50	AP1	SA_DQ50
M_A_DQ51	AN2	SA_DQ51
M_A_DQ52	AV2	SA_DQ52
M_A_DQ53	AT3	SA_DQ53
M_A_DQ54	AN1	SA_DQ54
M_A_DQ55	AL2	SA_DQ55
M_A_DQ56	AG7	SA_DQ56
M_A_DQ57	AE9	SA_DQ57
M_A_DQ58	AG4	SA_DQ58
M_A_DQ59	AE6	SA_DQ59
M_A_DQ60	AG9	SA_DQ60
M_A_DQ61	AH6	SA_DQ61
M_A_DQ62	AF4	SA_DQ62
M_A_DQ63	AF8	SA_DQ63

Calistoga(945PM)

DDR SYSTEM MEMORY A

SA_BS_0	AU12	M_A_BS#0	M_A_BS#0 12,13
SA_BS_1	AV14	M_A_BS#1	M_A_BS#1 12,13
SA_BS_2	BA20	M_A_BS#2	M_A_BS#2 12,13
SA_CAS#	AY13	M_A_CAS#	M_A_CAS# 12,13
SA_DM_0	AJ33	M_A_DM0	M_A_DM[7:0] 13
SA_DM_1	AM35	M_A_DM1	
SA_DM_2	AL26	M_A_DM2	
SA_DM_3	AN22	M_A_DM3	
SA_DM_4	AM14	M_A_DM4	
SA_DM_5	AL9	M_A_DM5	
SA_DM_6	AR3	M_A_DM6	
SA_DM_7	AH4	M_A_DM7	
SA_DQS_0	AK33	M_A_DQS0	M_A_DQS[7:0] 13
SA_DQS_1	AT33	M_A_DQS1	
SA_DQS_2	AN28	M_A_DQS2	
SA_DQS_3	AM22	M_A_DQS3	
SA_DQS_4	AN12	M_A_DQS4	
SA_DQS_5	AN8	M_A_DQS5	
SA_DQS_6	AP3	M_A_DQS6	
SA_DQS_7	AG5	M_A_DQS7	
SA_DQS#_0	AK32	M_A_DQS#0	M_A_DQS#[7:0] 13
SA_DQS#_1	AU33	M_A_DQS#1	
SA_DQS#_2	AN27	M_A_DQS#2	
SA_DQS#_3	AM21	M_A_DQS#3	
SA_DQS#_4	AM12	M_A_DQS#4	
SA_DQS#_5	AL8	M_A_DQS#5	
SA_DQS#_6	AN3	M_A_DQS#6	
SA_DQS#_7	AH5	M_A_DQS#7	
SA_MA_0	AY16	M_A_A0	M_A_A[13:0] 12,13
SA_MA_1	AU14	M_A_A1	
SA_MA_2	AW16	M_A_A2	
SA_MA_3	BA16	M_A_A3	
SA_MA_4	BA17	M_A_A4	
SA_MA_5	AU16	M_A_A5	
SA_MA_6	AV17	M_A_A6	
SA_MA_7	AU17	M_A_A7	
SA_MA_8	AW17	M_A_A8	
SA_MA_9	AT16	M_A_A9	
SA_MA_10	AU13	M_A_A10	
SA_MA_11	AT17	M_A_A11	
SA_MA_12	AV20	M_A_A12	
SA_MA_13	AV12	M_A_A13	
SA_RAS#	AW14	TP MA RCVENIN#	M_A_RAS# 12,13
SA_RCVENIN#	AK23	TP MA RCVENOUT#	
SA_WE#	AK24	TP MA RCVENOUT#	M_A_WE# 12,13
	AY14		

13 M_B_DQ[63:0]

M_B_DQ0	AK39	SB_DQ0
M_B_DQ1	AJ37	SB_DQ1
M_B_DQ2	AP39	SB_DQ2
M_B_DQ3	AR41	SB_DQ3
M_B_DQ4	AJ38	SB_DQ4
M_B_DQ5	AK38	SB_DQ5
M_B_DQ6	AN41	SB_DQ6
M_B_DQ7	AP41	SB_DQ7
M_B_DQ8	AT40	SB_DQ8
M_B_DQ9	AV41	SB_DQ9
M_B_DQ10	AU38	SB_DQ10
M_B_DQ11	AV38	SB_DQ11
M_B_DQ12	AP38	SB_DQ12
M_B_DQ13	AR40	SB_DQ13
M_B_DQ14	AW38	SB_DQ14
M_B_DQ15	AY38	SB_DQ15
M_B_DQ16	BA38	SB_DQ16
M_B_DQ17	AY36	SB_DQ17
M_B_DQ18	AR36	SB_DQ18
M_B_DQ19	AP36	SB_DQ19
M_B_DQ20	AP36	SB_DQ20
M_B_DQ21	AU36	SB_DQ21
M_B_DQ22	AP35	SB_DQ22
M_B_DQ23	AP34	SB_DQ23
M_B_DQ24	AY33	SB_DQ24
M_B_DQ25	BA33	SB_DQ25
M_B_DQ26	AT31	SB_DQ26
M_B_DQ27	AU29	SB_DQ27
M_B_DQ28	AU31	SB_DQ28
M_B_DQ29	AW31	SB_DQ29
M_B_DQ30	AV29	SB_DQ30
M_B_DQ31	AW29	SB_DQ31
M_B_DQ32	AM19	SB_DQ32
M_B_DQ33	AL19	SB_DQ33
M_B_DQ34	AP14	SB_DQ34
M_B_DQ35	AN14	SB_DQ35
M_B_DQ36	AN17	SB_DQ36
M_B_DQ37	AM16	SB_DQ37
M_B_DQ38	AP15	SB_DQ38
M_B_DQ39	AL15	SB_DQ39
M_B_DQ40	AJ11	SB_DQ40
M_B_DQ41	AH10	SB_DQ41
M_B_DQ42	AJ9	SB_DQ42
M_B_DQ43	AN10	SB_DQ43
M_B_DQ44	AK13	SB_DQ44
M_B_DQ45	AH11	SB_DQ45
M_B_DQ46	AK10	SB_DQ46
M_B_DQ47	AJ8	SB_DQ47
M_B_DQ48	BA10	SB_DQ48
M_B_DQ49	AW10	SB_DQ49
M_B_DQ50	BA4	SB_DQ50
M_B_DQ51	AW4	SB_DQ51
M_B_DQ52	AY10	SB_DQ52
M_B_DQ53	AY9	SB_DQ53
M_B_DQ54	AW5	SB_DQ54
M_B_DQ55	AY5	SB_DQ55
M_B_DQ56	AV4	SB_DQ56
M_B_DQ57	AR5	SB_DQ57
M_B_DQ58	AK4	SB_DQ58
M_B_DQ59	AK3	SB_DQ59
M_B_DQ60	AT4	SB_DQ60
M_B_DQ61	AK5	SB_DQ61
M_B_DQ62	AJ5	SB_DQ62
M_B_DQ63	AJ3	SB_DQ63

Calistoga(945PM)


DDR SYSTEM MEMORY B


SB_BS_0	AT24	M_B_BS#0 12,13
SB_BS_1	AV23	M_B_BS#1 12,13
SB_BS_2	AY28	M_B_BS#2 12,13
SB_CAS#	AR24	M_B_CAS# 12,13
SB_DM_0	AK36	M_B_DM0
SB_DM_1	AR38	M_B_DM1
SB_DM_2	AT36	M_B_DM2
SB_DM_3	BA31	M_B_DM3
SB_DM_4	AL17	M_B_DM4
SB_DM_5	AH8	M_B_DM5
SB_DM_6	BA5	M_B_DM6
SB_DM_7	AN4	M_B_DM7
SB_DQS_0	AM39	M_B_DQS0
SB_DQS_1	AT39	M_B_DQS1
SB_DQS_2	AU35	M_B_DQS2
SB_DQS_3	AR29	M_B_DQS3
SB_DQS_4	AR10	M_B_DQS4
SB_DQS_5	AR7	M_B_DQS5
SB_DQS_6	AN5	M_B_DQS6
SB_DQS_7	AM40	M_B_DQS7
SB_DQS#_0	AU39	M_B_DQS#0
SB_DQS#_1	AT35	M_B_DQS#1
SB_DQS#_2	AP29	M_B_DQS#2
SB_DQS#_3	AP16	M_B_DQS#3
SB_DQS#_4	AT10	M_B_DQS#4
SB_DQS#_5	AT7	M_B_DQS#5
SB_DQS#_6	AP5	M_B_DQS#6
SB_DQS#_7	AP7	M_B_DQS#7
SB_MA_0	AY23	M_B_A0
SB_MA_1	AW24	M_B_A1
SB_MA_2	AY24	M_B_A2
SB_MA_3	AR28	M_B_A3
SB_MA_4	AT27	M_B_A4
SB_MA_5	AT28	M_B_A5
SB_MA_6	AU27	M_B_A6
SB_MA_7	AV28	M_B_A7
SB_MA_8	AV27	M_B_A8
SB_MA_9	AW27	M_B_A9
SB_MA_10	AV24	M_B_A10
SB_MA_11	BA27	M_B_A11
SB_MA_12	AY27	M_B_A12
SB_MA_13	AR23	M_B_A13
SB_RAS#	AU23	TP MB RCVENIN#
SB_RCVENIN#	AK16	TP MB RCVENOUT#
SB_WE#	AK18	TP MB RCVENOUT#
	AR27	




PROJECT : ZC1
Quanta Computer Inc.




Size	Document Number	Rev
	GMCH DDR(2 OF 6)	1A
Date:	Friday, December 02, 2005	Sheet 7 of 46










B1B:Change L30 to CVA9115MN10(91NH+-20% 1.5A),footprint L32x25-22




+1.05V	+1.05V	2,3,4,6,8,9,14,17,44
+1.5V	+1.5V	4,8,15,17,29,33,42,43
+V1.5_PCIE	+V1.5_PCIE	8
+2.5V	+2.5V	8,19,20,42,43
+3V	+3V	2,5,8,13,14,15,16,17,18,19,20,24,25,26,27,29,30,31,32,33,34,35,36,37,38,39,40,41,42,44

When the LVDS interface is not implemented, the VCCTX_LVDS, VCCD_LVDS, and VCCA_LVDS signals of the interface can be connected to ground



POWER






PROJECT : ZC1


Quanta Computer Inc.

Size	Document Number	Rev
	GMCH POWER (5 OF 6)	1A
Date:	Friday, December 02, 2005	Sheet 10 of 46



Calistoga(945PM)



DDRII B CHANNEL




Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM




PROJECT : ZC1
Quanta Computer Inc.

Size	Document Number DDR RES. ARRAY	Rev 1A
Date:	Monday, November 28, 2005	Sheet 12 of 46




RTC




PROJECT : ZC1
Quanta Computer Inc.

Size	Document Number ICH7-M HOST (1 OF 4)	Rev 1A
Date:	Friday, December 02, 2005	Sheet 14 of 46


Don't connect to PCI device / Express card





PCIE TEST PADS
PCIE TEST POINTS MUST BE WITHIN 250 MILS
OF THE ASIC BALL WITH POSITIVE AND NEGATIVE
SIGNALS THE SAME DISTANCE


8 PEG_RXP[15:0]
8 PEG_RXN[15:0]
8 PEG_TXP[15:0]
8 PEG_TXN[15:0]





U41A

PART 1 OF 7


PCI - EXPRESS
INTERFACE



ATI FEATURE NOT ENABLED (M52P, M54P, M56P)
B1B: Don't stuff R153, R166 for PCIE_TEST



B1B: PCIE_CALRN(ball AE24) need change to +1.2V_VPCIE



FOR M52P, M54P, M56P
PCIE_CALRN = 2K
PCIE_CALRP = 562R
PCIE_CALI = 1.47K



PROJECT : ZC1
Quanta Computer Inc.

Size	Document Number	Rev
	M56P 1 OF 7	1A
Date:	Friday, December 02, 2005	Sheet 18 of 46

MEMORY CLOCK SPREAD SPECTRUM

ANY UNUSED GPIO CAN OPTIONALLY BE MEMORY TYPE CONFIG STRAPS


C1c:Change GPIO27 instead of GPIO25 for MEMTYPE_1
E3A:Add R792 for MEMTYPE_1

B1B:Change R177,R181 to 0 ohm for VGA 27MHz

Voltage divider resistor values R181 and R551 to ensure XTALIN/XTALOUT voltage level matches vddc

A1A:Reversed LVDSCLK, LVDSDATA pull high to LVDS side

A1A:Change LVDS_DAT/LVDS_CLK to DVPDATA18/DVPDATA19




V_PWRCNTL DRIVEN HI SELECT 1.0V VDDC
V_PWRCNTL DRIVEN LO SELECT 1.1V VDDC

For m26x,m52p,m54p,m56p thermal interrupt is low edge and connects to gpio17


FOR M52P, M54P, M56P CONNECT TO +2.5V

1.2V OR 1.0V @ 20mA ASIC MPVDD CONNECT TO VDDC



D2B:Change R122,R133 to 10k to resolve Battery can't learning issue

B1B:Remove Q12,Q31 for VGA thermal sensor



D2B:The TMS termination resistor values (330 ohm) are pcb layout dependent and may require final tuning

D2B:Change R123,R130,R132,R134 from 330 to 180 for TMS

FOR M52P, M54P, M56P CONNECT TO +2.5V

For m26x,m52p,m54p,m56p thermal interrupt is low edge and connects to gpio17

AVDD_2.5 (2.5V @ 65mA ASIC AVDD) FOR M52P, M54P, M56P CONNECT TO +2.5V

PLACE CLOSE TO ASIC

E3B:Add R137,R143,R146,R174,R175,R176 (150 ohm) for CRT/TV can't detect issue

FOR M52P, M54P, M56P A2VDDQ IT IS NO CONNECT

FOR M52P, M54P, M56P CONNECT TO +2.5V

The DDC2 is for DVI (TMS) reading EDID data, which cannot be shared with other I2C devices.

A1A:Reserve for thermal sensor CLK/DATA

B1B:Stuff R125,R126 for VGA thermal sensor SMBus


D2B:Remove R125,R126 for VGA thermal sensor SMBus


FOR M52P, M54P, M56P GENERIC IT IS GPIO

C2A:Stuff Q12,Q31 for VGA thermal sensor

PROJECT : ZC1
Quanta Computer Inc.

If memory interface has to be up to 600MHz or above, the GPU core voltage and memory I/O voltage may need to be increased to 1.2-1.3V and 2.0V






Channel B








M56-P Strap

STRAPS	PIN	DESCRIPTION OF RECOMMENDED SETTING	RECOMMENDED
STRAP_B_PTX_PWRS_ENB	GPIO0	TRANSMITTER POWER SAVINGS ENABLE - FULL TX OUTPUT SWING	INSTALL 10K RESISTOR
STRAP_B_PTX_DEEMPH_EN	GPIO1	TRANSMITTER DE-EMPHASIS ENABLE FOR R26X, M56P: INSTALL WITH ATI R5480, R5480, R5480, R5480, R5480 CHIPSETS DO NOT INSTALL WITH INTEL 915PM CHIPSET FOR M5X - INSTALL	TBD
RSVD	GPIO(3:2)	NO ATI FEATURE ENABLED	DO NOT INSTALL 10K RESISTORS
REVERSE LANES DEBUG ACCESS	GPIO4	NO DEBUG ACCESS (M52P, M54P, M56P)	DO NOT INSTALL 10K RESISTOR
STRAP_FORCE_COMPLIANCE RSVD	GPIO5	sets the desired PCIE PLL bandwidth for M5x parts	DO NOT INSTALL 10K RESISTOR
COMMON NODE RANGE	GPIO6	NO ATI FEATURE ENABLED (M52P, M54P, M56P)	DO NOT INSTALL 10K RESISTOR
DEBUG ACCESS FORCE_COMPLIANCE	GPIO8	DON'T FORCE COMPLIANCE STATE(M52P, M54P, M56P)	DO NOT INSTALL 10K RESISTOR
ROMIDCFG(3:0) MEMORY APERTURE SIZE	GPIO(9,13:11)	IF NO ROM GPIO11(M26X) AND GPIO12,13(M52,M54,M56) SET MEMORY APERTURE SIZE 000x - No ROM, MEM_AP_SIZE=0(128MB) 001x - No ROM, MEM_AP_SIZE=0(128MB) 010x - No ROM, MEM_AP_SIZE=0(128MB) 011x - No ROM, MEM_AP_SIZE=0(128MB) 1000 - Parallel ROM, chip IDs from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDs from ROM 1010 - Serial AT45D8011 ROM (Atmel), chip IDs from ROM 1011 - Serial M25P10 ROM (ST), chip IDs from ROM 1100 - Serial M25P05 ROM (ST), chip IDs from ROM 1100 - Serial M25P05 ROM (ST), chip IDs from ROM 1100 - Serial M25P05 ROM (ST), chip IDs from ROM	A1A:change ROMIDCFG(3:0) to 0010
VIP_DEVICE	VSYNC	Indicates if any slave VIP host devices drove this pin low during reset. 0 - Slave VIP host port device present. 1 - No slave VIP port devices reporting presence during reset	No default
NO STRAP FUNCTION	H2SYNC, V2SYNC, GENERICC	ATI FEATURE NOT ENABLED (M52P, M54P, M56P)	DO NOT INSTALL 10K RESISTOR
	VSYNC	RSVD	
	HSYNC	RSVD	
	PCIE_TEST	RSVD	

Board Straps


REV. 0.3

STRAPS	PIN	DESCRIPTION	VALUE
MEMTYP(1:0)	GPIO25,26	MEMORY TYPE AND SPEED SELECT Memory connected to R420 identification for BIOS 00 - Samsung GDDR 3 memory(256Mb) 136 Ball BGA package 01 - Samsung GDDR 3 memory(512Mb) 136 Ball BGA package 10 - Infineon GDDR 3 memory(256Mb) 136 Ball BGA package 11 - Infineon GDDR 3 memory(512Mb) 136 Ball BGA package	00
DC_Strap1	GPIO(10)	Internal TMS Enabled 0 - Disabled 1 - Enabled	1
DC_Strap2	LCDDATA(13)	Video Capture Enabled 0 - Disabled 1 - Enabled	1
DC_Strap3	LCDDATA(14)	HDTV out detect 0 - Detected 1 - Not detected	1
DC_Strap4, DEMUX_SEL	LCDDATA(15,19)	Video capture enable 00 - DAC2 Off 01 - DAC2 On as CRT 10 - DAC2 On as TVOUT 11 - DAC2 On as TVOUT and CRT	10
PALNTSC	LCDDATA(18)	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)	1





A1A:change video capture
enable setting

DVI-I CONNECTOR (DVI-D)








DVI PORT






TV Out (SVHS) MiniDIN 7-pin

A1A:Change SVIDEO footprint to
SV-030107FR007S108FU-RVS-7P
C2A:Change CN20 SVIDEO p/n to DFMD07FR206
E3B:Change R4,R5,R6 to 150 ohm for TV can't detect issue



CAMERA MODULE CONNECTOR






A1A:Change to SN74CBT3257PWR(Vin 5V)


SEL	FUNCTION
LOW	IN_B0
HIGH	IN_B1

B1B:Remove UMA CRT support




A1A:Change to 75 ohm
PLACE RGB TERMINATION RESISTORS, FILTERING CLOSE TO CONNECTOR
E3B:Change R2,R18,R24 to 150 ohm for CRT can't detect issue

A1A:delete CRT_SENSE#





A1A:Pull high to 3.3V

B1B:Change U30 pin1,8,9,12 to CRTVDD3




PROJECT : ZC1
Quanta Computer Inc.





Debug card interface


B07 contact



AFN300-N2G1Z_DEBUG

+3.3V:1000mA
3.3Vaux:330mA
+1.5V:500mA

A1A:Change mini card
+3.3Vaux to +3VSUS




D2B:Add C974,C975 for PCIE RX

B1B:Mini card WLAN LED low active(LED5)

CLKREQ# and WAKE# are open drain signal

BLUETOOTH MODULE CONNECTOR




A1A:Change BT CONN to 5 pin

B1B:Change CN38 p/n to DFHD05MS061

D2B:Change CN38 pin define(1-5) to meet vertical connector

A1A:In adapter mode, should be powered during S0-S5.
In battery only mode, should be powered during S0 and S3, and not powered during S5



80mil




MB USB PORT(REAR)

A1A:Change footprint to 88231-10001-L










D2B:Change CN5 pin 4 to +5V_S5







MB USB PORT(RIGHT)



PROJECT : ZC1
Quanta Computer Inc.











A1A:Change New card to small type(130832-1)
Reverse



CN35



HOLE22
*H-C79D79N



HOLE21
*H-C236D146I226A226P2

TPM

 PROJECT : ZC1
Quanta Computer Inc.

Date:	Monday, November 28, 2005	Sheet	33	of	46
-------	---------------------------	-------	----	----	----

SATA TO PATA



Reference clock select

ATAIOEN	Note
0	disable PATA output
1	enable PATA output

1	enable
Operation Mode	

MODE[2..0]	
0 0 0	Device mode 100MB/S
0 0 1	Device mode 133MB/S
0 1 0	Device mode 150MB/S
0 1 1	RESERVE
1 0 0	Host mode 100MB/S
1 0 1	Host mode 133MB/S
1 1 0	Host mode 150MB/S
1 1 1	RESERVED


1 1 1	RESERVED
Reference clock select	

CLKSEL[1..0]	External clock
0 0	20 MHz
0 1	25 MHz




PROJECT : ZC1
Quanta Computer Inc.


Size	Document Number SATA/PATA	Rev A
Date:	Monday, November 28, 2005	Sheet 34 of 46




Audio amplifier




LINE IN





SPEAKER CONNECTOR






LINE OUT/SPDIF





MIC













8/2 UPDATE CONN PIN DEFINE

A1A:Del +5VSUS discharge



PROJECT : ZC1
Quanta Computer Inc.

Max Current 15A

B1B:Remove JP3,4 for +1.8VSUS

B1B:Change P028 to BAM88960010
B1B:Change PR134 p/n to CS38063F911

D2B:Change PR134 to 82K CS38203F911

E3B:Change P07 p/n to FDS6676(BAM66760018)

D2B:Add PR152,PR153,PQ45,PQ46 for VGA +1.8V power sequence

B1B:Need add voltage divider for pin 2(SD)

B1B:Stuff PC100 for SMDDR_VTERM

Max Current 6A


Max Power Consumption 1.6W

Max Current 2A




PROJECT : ZC1
Quanta Computer Inc.

A1A:Change footprint to 28277-05XX-5P-L
 C2B:Change P32 to DFHD84MS888(4 PIN)
 C2B:Change P32 Footprint to 4 pin




A1A:Change p/n to DFHD07MR391
B1B:Change CN26 footprint to 20175A-07G1-7P-R

1ST_BATT_CONN




2ND_BATT_CONN



SEL	FUNCTION
LOW	IN_B0
HIGH	IN_B1

1ST_BATT

2ND_BATT



PROJECT : ZC1
Quanta Computer Inc.

Size	Document Number	Rev
	BATTERY SELECT	A
Date	Saturday, December 10, 2005	Sheet 46 of 46