


[illegible]

Check again

Change History

Voltage Rails		ON S0-S1	ON S3	ON S4	ON S5	Control signal
12VOUT		X	X	X	X	
3V_591		X	X	X	X	
5VPCU		X	X	X	X	
+3V_S5		X	X	X	X	S5_ON
3V_LAN		X	X	X	X	
+1.5V_S5		X	X	X	X	S5_ON
+1.8VSUS		X	X			SUS_ON
+3VSUS		X	X			SUSD
+5VSUS		X	X			SUSD
SMDDR_VTERM	DDR Termination voltage	X	X			MAINON
SMDDR_VREF		X				MAINON
VGA_PCIE_1.2V		X				MAINON
VCC_CORE	Core voltage for Processor	X				VR_ON
+VCCP	1.05V rail for Processor I/O	X				MAINON
+1.5V		X				MAINON
+1.8V		X				MAIND
+2.5V		X				MAIND
+3V		X				MAIND
+5V						MAIND
+12V		X				MAINON
+3VRUN		X				PCI Switch Power_ON
+5VRUN		X				PCI Switch Power_ON

5/28

- System DVI DET function move in EZ port , So,Del Q47,R557
- Addition AND gate for DOCKING Power Good AND DockingIN Singal combine Circuit
- Addition Power led circuit for system
- Change D34 AND D35 + -
- Addition LID Switch and LID connector
- Addition RC Delay for PCIE1.2V
- Change EC Three GPIO port same to ZL2
- 5/31
- Change C145 PCB Footprint to 3528
- Combine USB and bluetooth connector to 19pin connector 87212-1900
- Change PCBFootprint 88216-1200 to 88213-1200
- Change USB connector bypass C to 0805 10u
- Adjust 80pin connector 3 singal
- 6/1
- Update power all circuit for GND name
- Addition OR to PRST
- Change IDE RST
- 6/2
- Change ICH-6 USB Port
- Del CDR,CDL,CDGND Singal and DEL prevent CDR,CDL,CDGND noise circuit.
- 6/4
- U49,U50, Form 3VRUN change to +3V AND CHANGE MINPCI connector to PCI BUS,And addition PCI_SWRST # AND PCI_SWRST1#
- Change BT_POWER NAME
- Change VOIP AGND
- 6/7
- Change VOIP AGND TO AGND2 for Layout

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
CardBus+Smart Card	AD25	1	PIRQC/B
Mini-PCI	AD19	2	PIRQB/D
LAN	AD22	0	PIRQA
1394	AD23	3	PIRQD

EC SM Bus1 address


Device

Smart Battery
THERMAL SENSOR
LIGHT SENER
VOIP FLASH ROM

ICH6-M SM Bus address

Device

SODIMM 1010 000X b
Clock Gen 1101 001x b



CLKREQA# - SRC0, 2, SATA
 CLKREQB# - SRC1, 3, 4
 S/W programmable for
 effected clock pairs

Resistor Stuff Table




	RA	RB	RC	RD
Dothan A 400	V	X	X	V
Dothan A 533	X	V	X	V
Dothan B	X	X	X	X


Clock Gen. Frequency Selection Table



FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33

DOTHAN BSEL Output Value


FSB Frequency	DOTHAN A-Step		DOTHAN B-Step	
	BSEL1	BSEL0	BSEL1	BSEL0
400 MHz	0	0	0	1
533 MHz	0	1	0	0









DO NOT INSTALL FOR DOTHAN-A AND INSTALL FOR DOTHAN-B




(10) R_A_MD[0..63]





(10) R_B_MD[0..63]




PROJECT : ZF1
Quanta Computer Inc.














Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM



Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM








PROJECT : ZF1

Quanta Computer Inc.

Size	Document Number	Rev
	DDR Res. ARRAY	A1A
Date:	Saturday, November 13, 2004	Sheet 11 of 43








STRAPS PIN


GPIO(9,13:11) INT P/D	ROMIDCFG
	0x0x: No ROM, CHG_ID=0 0x1x: No Rom, CHG_ID=1 1000: Parallel ROM, Chip ID'S from ROM 1000: Parallel ROM, Chip ID'S from ROM
DVPDATA_21~23 MEM TYPE	DVPDATA_21: 0=4Mx32 1=8Mx32 DVPDATA_22: 0=128M 1=64M DVPDATA_23: 0=Hynix 1=Samsung









PROJECT : ZF1
Quanta Computer Inc.

Size	Document Number	Rev
	VGA MEM & Strapping	A1A
Date:	Saturday, November 13, 2004	Sheet 14 of 43












4 IN1 CARD READER (XD, MMC/SD, MS)





BCM5788M LAN

```

ID Select      : AD22
Interrupt Pin   : -INTB
Request indicates : -REQ1
Grant indicates  : -GNT1

```

**15mm x 15mm
BGA196**




311101 0805




	BCM4401	BCM5788M
DNS	Q16, Q17, U26 R327, R329	U55, R331, R332
STU	R331, R332, U55	Q16, Q17, U26

Lan Switch




10/100/1000 M TRANSFORMER

Check Layout Footprint




LAN and RJ11 Jack

Check Layout Footprint




PROJECT : ZF1
Quanta Computer Inc.


USB Connector and USB board




Bluetooth AND USB Connector





NewCard







KEYBOARD



ACS_85201-2502












I/O Address		
Index	Data	
0 0	2E	2E
0 1	4E	4E
1 0	HC-FGBAH, HCFGBAL, HCFGBAH, HCFGBAL	+1
1 1	Reserved	


SMB1: Enable shared memory with host BIOS

WIRELESS_SW# R414 4.7K_4


BLUETOOTH_SW# R409 4.7K_4




1st FAN OUT CONNECTOR



TouchPad Switch and T/P Module Connector




Power Switch





LED

5/28 ADD




Power Connector






Audio amplifier



AUDIO BOARD TO BOARD CONNECTOR



[illegible]

Multi-Bay Connector

The diagram illustrates the Multi-Bay Connector interface, showing the connection between the board and the connector pins. Key components and connections include:

- Signal Traces:** Traces for PDD[0..15], PDDREQ, PDIOW#, PDIOR#, PIORDY, PDDACK#, IRQ14, PDA1, PDA0, PDCS1#, PDA2, PDCS3#, and RBAYINS.
- Power and Ground:** A 3V 591 power source is connected to the RBAYINS signal line. A 10K 4 resistor (R27) is connected to the RBAYINS signal line. A 1K resistor (R26) is connected to the RBAYINS signal line. A 10U 8 capacitor (C551) is connected to the RBAYINS signal line. A 1U 4 capacitor (C93) is connected to the RBAYINS signal line. A 1U 4 capacitor (C561) is connected to the RBAYINS signal line. A 1U 4 capacitor (C559) is connected to the RBAYINS signal line. A 1U 4 capacitor (C556) is connected to the RBAYINS signal line.
- Connector Pins:** The connector pins are labeled with their functions: PDD[0..15], PDDREQ, PDIOW#, PDIOR#, PIORDY, PDDACK#, IRQ14, PDA1, PDA0, PDCS1#, PDA2, PDCS3#, RBAYINS, RBAYID0, RBAYID1, RCSEL, and RBAYVCC.
- Component Footprints:** The component footprints are labeled with their values: R27 10K 4, R26 1K, C93 1U 4, C551 10U 8, C561 1U 4, C559 1U 4, and C556 1U 4.



BAY ID STATUS



RBAYID0/ LBAYID0	RBAYID1/ LBAYID1	STATUS
0	1	HDD
1	0	CD/DVD

The BAY ID STATUS circuit is shown with the following components and connections:

- Signal Traces:** Traces for RBAYID0, RBAYID1, and RCSEL.
- Power and Ground:** A 3V 591 power source is connected to the RBAYINS signal line. A 10K 4 resistor (R27) is connected to the RBAYINS signal line. A 1K resistor (R26) is connected to the RBAYINS signal line. A 10U 8 capacitor (C551) is connected to the RBAYINS signal line. A 1U 4 capacitor (C93) is connected to the RBAYINS signal line. A 1U 4 capacitor (C561) is connected to the RBAYINS signal line. A 1U 4 capacitor (C559) is connected to the RBAYINS signal line. A 1U 4 capacitor (C556) is connected to the RBAYINS signal line.
- Connector Pins:** The connector pins are labeled with their functions: RBAYID0, RBAYID1, RCSEL, and RBAYVCC.
- Component Footprints:** The component footprints are labeled with their values: R27 10K 4, R26 1K, C93 1U 4, C551 10U 8, C561 1U 4, C559 1U 4, and C556 1U 4.

RBAYID0/ LBAYID0	RBAYID1/ LBAYID1	STATUS
0	1	HDD
1	0	CD/DVD









Operation Mode


MODE[2..0]	Device mode
0 0 0	Device mode 100MB/S
0 0 1	Device mode 133MB/S
0 1 0	Device mode 150MB/S
0 1 1	RESERVE
1 0 0	Host mode 100MB/S
1 0 1	Host mode 133MB/S
1 1 0	Host mode 150MB/S
1 1 1	RESERVE


Reference clock select


CLKSEL[1..0]	External clock
0 0	20 MHz
0 1	25 MHz
















I LOAD * RDSON *10 = ILIM

FDD6688 RDSON 4.5V = 0.006 ohm

12 * 0.006 *10 = 0.72V (ILIM)




del jump short
11/5

$I_{LOAD} * R_{DS(on)} = 10 * R_{ILM1}$
 $A04704 R_{DS(on)} 4.5V = 0.013 \text{ ohm}$
 $10 * 0.013 = 0.00001 * R_{ILM1}$
 $R_{ILM1} = 13K$

0714 PD13 change from
 NC to BC000014Z01 SSM14
 0713 PC75 change from
 CH7470LM8L1 470u/2.5V-7343 to CH747RY8800 470u/2V-7343


(26,38,40) HWPG_POWER



$I_{LOAD} * R_{DS(on)} = 10 * R_{ILM}$

$A04704 R_{DS(on)} 4.5V = 0.013 \text{ ohm}$
 $10 * 0.013 = 0.00001 * R_{ILM}$
 $R_{ILM} = 13K$

0714 PD817change from
 NC to BC000014Z01 SSM14
 0713 PC72 change from
 CH7470LM8L1 470u/2.5V-7343 to CH747RY8800 470u/2V-7343



$$L / RL(DCR) = Cqe * Rqe$$

$$3R3 \text{ DCR} = 0.0043$$

$$3.3u / 0.0043 = 0.1u * Rqe$$

$$Rqe = 7.68K$$

0714 PR37 change from
CS21823F902 1.82K/F to CS27683F909 7.68K/F

0714 PL13 change from
CV-15A0MZ05 1R5 to CV-33E0MZ01 3R3

0714 PQ11 change from
BAM44040012 A04404 to BAM60300Z11 FDD6030L

0714 PQ37 change from
BAM47040005 A04704 to BAM66880Z01 FDD6688

$$L / RL(DCR) = Cqe * Rqe$$

$$3R8 \text{ DCR} = 0.0130$$

$$3.8u / 0.0130 = 0.1u * Rqe$$

$$Rqe = 2.94K$$

del jump short
11/5

1.2V/1.0V
VGA_CORE
12A

0714 PC118 change from
NC to CH747RY8800 470u/2.5V-7343

0713 PC57 change from
CH7470LM8L1 470u/2.5V-7343 to CH747RY8800 470u/2V-7343

0714 PD8 change from
NC to BC000014Z01 SSM14

$$I \text{ LOAD} * DCR * 10 = ILIM$$


$$3R3 \text{ DCR} = 0.0043$$

$$16 * 0.0043 * 10 = 0.688V (ILIM1)$$

$$1R5 \text{ DCR} = 0.0081$$


$$6 * 0.0130 * 10 = 0.78V (ILIM2)$$

Low: 1.2V
High: 1.0V



0714 PR93 change from

CS34993F908 49.9K/F to CS35233F908 52.3K/F



0714 PR137 ADD
CS01003F902 10
0714 PC146 ADD
CH41006K911 0.1u


del jump short
11/5


4A



PROJECT : ZF1
Quanta Computer Inc.

Size	Document Number	Rev
Custom	VGA POWER	1A
Date:	Saturday, November 13, 2004	Sheet 40 of 43






PROJECT : ZL1
Quanta Computer Inc.

Size	Document Number	Rev
	BATTERY SELECT	A1A
Date:	Saturday, November 13, 2004	Sheet 42 of 43

0714 PR19 change from

CS34223F901 42.2K/F to CS38253F909 82.5K/F


value provided 2.67% offset; old value was for old 4.62% offset.





0714 PR27 change from

CS-33304JA09 3.3 to CS00004JA07 0

BG waveforms improved. may delete from future revision.



CHANGE CHOCK 0316



20 mil Trace list for layout

Added filter for PBOOT


V I D							Vcore
VID 5	VID 4	VID 3	VID 2	VID 1	VID 0	V	V
0	1	0	1	1	1	1.340	
0	1	1	0	0	0	1.324	
0	1	1	0	1	0	1.292	
0	1	1	1	0	0	1.260	
0	1	1	1	0	1	1.244	
0	1	1	1	1	1	1.212	
1	0	0	0	0	1	1.180	
1	0	0	0	1	1	1.148	
1	0	0	1	1	0	1.100	
1	0	1	0	0	1	1.052	
1	0	1	0	1	1	1.020	
1	0	1	1	1	0	0.972	
1	1	0	0	0	0	0.940	

100 mil Trace list for layout

DH_VCORE
LX_VCORE
DL_VCORE
DH_VCORE2
LX_VCORE2
DL_VCORE2

10 mil Trace list for layout

SC1476
pin 4 pin
5 pin 7
pin 25
pin 30



0714 PR26 change from


CS17503F907 750/F to CS14753F905 475/F

0714 PR29 , PR21 change from

CS21543F901 1.54K/F to CS17153F905 715/F

0714 PC6 change from

CH16806J903 680p to CH12706J909 270p



0713 PC122 , PC66 change from

CH7470LM8L1 470u/2.5V-7343 to CH747RY8800 470u/2V-7343



PROJECT : ZF1
Quanta Computer Inc.

Size	Document Number	Rev
Custom	CPU POWER	1A
Date:	Saturday, November 13, 2004	Sheet 43 of 43