

ZY7 SYSTEM BLOCK DIAGRAM




CPU CORE ISL6265A
PAGE 29

NB CORE (RT8202)
PAGE XX

DDR II SMDDR_VTERM
1.8VSUS(TPS51116REGR)
PAGE 31

SYSTEM POWER
ISL6237
PAGE 28

SYSTEM CHARGER
(ISL6251A)
PAGE 27





PCB STACK UP

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : SVCC
LAYER 6 : BOT


PCI ROUTING TABLE	IDSEL	INTERRUPT	DEVICE
REQ0# / GNT0#	AD20	INTF#	OZ601

CLK_GEN_SLG8SP628




ICS9LPRS480 P/N :
 SLG8SP628 P/N : AL8SP628000
 RTM880N-796 P/N : AL000880000



Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.



Follow CLK 14.318 Check 20p 11/19




New Card CLKREQ#



QFN64

SLG8SP628



R1004/R1005 (value may change)

	NB_OSC
RX780	1.8V 82.5R/130R
RS780	1.1V 158R/90.9R

RES CHIP 82.5 1/16W +-1%(0402) --> CS08252FB11
 RES CHIP 130 1/16W +-1%(0402)L-F --> CS11302FB15
 RES CHIP 158 1/16W +-1%(0402) --> CS11582FB00
 RES CHIP 90.9 1/16W +-1%(0402) --> CS09092FB15

SEL_HTT66	1 66 MHz 3.3V single ended HTT clock
0*	100 MHz differential HTT clock
SEL_SATA	1* 100 MHz non-spreading differential SRC clock
0	100 MHz spreading differential SRC clock
SEL_27	1 27MHz and 27M SS outputs
0*	100 MHz SRC clock


* default

REV B:Change to Stuff 22PF for EMI request --0215

NB CLOCK INPUT TABLE

NB CLOCKS	RX780	RS780
HT_REFCLKP	100M DIFF	100M DIFF
HT_REFCLKN	100M DIFF	100M DIFF
REFCLK_P	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	100M DIFF	NC or 100M DIFF OUTPUT
GPSSB_REFCLK	100M DIFF	100M DIFF

Clock Gen 12C



Check Chipset Power Domain



VLDT_Ax AND VLDT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE



VLDT RUN




NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY
TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY
TO OTHER HT POWER PINS
PLACE CLOSE TO VLDT0 POWER PINS




PROJECT : ZY7

Size	Document Number	Rev
	AMD Griffin HT I/F	1A
Date:	Thursday, June 26, 2008	Sheet 3 of 35



To reverse SODIMM socket



To normal SODIMM socket

CPU VDDA RUN





Diagram illustrating the connections for the +1.8V_{SIO} pin:



- +1.8V_{SIO} is connected to R363 (390 4) leading to CPU_SID.
- +1.8V_{SIO} is connected to R366 (390 4) leading to CPU_SIC.
- +1.8V_{SIO} is connected to R374 (*390 4) which is connected to ground.
- +1.8V_{SIO} is connected to R373 (1K/F 4) leading to CPU_ALERT.



SOCKET_638_PIN

CPU TEST12 SCANSHIFTENB	R379	300	4
CPU TEST25 H BYPASSCLK H	R560	300	4
CPU TEST23 TSTUPD	R561	300	4

15 MIL



SVC	SVD	Voltage Output(CPU Power)
0	0	1.4V
0	1	1.2V
1	0	1.0V
1	1	0.8V

ADT CONNECTOR

ASP-68200-07-25P-LDV

CN22

+1.8VSSUS

R532
300_4

CPU DBREQ#

CPU DBRDY

CPU TCK

CPU TMS

CPU TDI

CPU TRST#

CPU TDO

GND1

RSVD1

RSVD0

DBREQ_L

DBREQ

TCK

TMS

TDI

TRST_L

GND2

VCC_PROC_IO_21

VCC_PROC_IO_23RESET_L

GND20

H_LDT_RST#



KEY




PROJECT : ZY7

Size	Document Number			Rev
	AMD Griffin CTRL & DEBUG			
Date:	Thursday, June 26, 2008	Sheet	5	of 35

PROCESSOR POWER AND GROUND





DECOUPLING BETWEEN PROCESSOR AND DIMMS
PLACE CLOSE TO PROCESSOR AS POSSIBLE



Quanta Computer Inc.
PROJECT : ZY7


Size	Document Number	Rev
	AMD Griffin PWR & GND	1A
Date:	Thursday, June 25, 2008	Sheet 6 of 35







signals	RS780	RX780
HT_TXCALP	R641 301ohm 1%	R641 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	R661 391 ohm 1%	R661 1.21k ohm 1%
HT_RXCALN		



This block is for UMA RS780 only , RX780 can remove all component





Need Check RGB Pull Low RES value!--1026

REV E: Change R393 value from 150ohm
to 133ohm following AMD change---0214



Change PU from +3V to VDDG_NB.--1015

```
selects Loading of straps from
EPROM
1 : use default vaule , default
0 : I2C Master can load strap
values from EEPROM
if connected, or use default
values if not connected
RX780 --RS780_AUX_CAL
RS780 -- SUS ATAT
```



```

Enables Debug Bus access
through memory T/O pads and GPIO.
0 : Enable RS780 , Default
1 : Disable RS780
(RS780 use VSYNC#)


```




Indicates if memory Side port
is available or not
0: available RS780 , Default
1: Not available RS780
(RS780 use HSYNC#)




For extrnal EEPROM Debug only



REV B: Change PU from +3V_S5 to +3V_S4
follow AMD CRB suggest.--0201



REV B: Add C601,C646,C647,C648 100PF for EMI request.--0201







RX780	RS780	PIN NAME	RX780	RS780
+1.1V	+1.1V	IOPLLVD	NC	+1.1V
+1.1V	+1.1V	AVDD	NC	+3.3V
+1.2V	+1.2V	AVDDDI	NC	+1.8V
+1.8V	+1.8V	AVDDQ	NC	+1.8V
+1.8V	+1.8V	PLLVD	NC	+1.1V
NC	+1.8V	PLLVD18	NC	+1.8V
+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
NC	+1.8V/1.5V	VDDLTP18		+1.8V
NC	+3.3V	VDDL18	NC	+1.8V
NC	+1.8V	VDDL23	NC	NC



VDD33 - 3.3V I/O
Not applicable to RX780








SATA PORT 0,1,2,3
can support AHCI
mode

PLACE SATA AC COUPLING
CAPS CLOSE TO SB600


SATA1



SATA2




SATA ODD



PLACE SATA_CAL
RES VERY CLOSE
TO BALL OF SB700

NOTE:

R361 IS 1K 1% FOR 25MHZ
XTAL, 4.99K 1% FOR 100MHZ
INTERNAL CLOCK



U30B




SB700
Part 2 of 5

SERIAL ATA


SPI ROM

HW MONITOR

SB700





IF THERE IS NO IDE, TEST
POINTS FOR DEBUG BUS
IS MANDATORY




Change from +3V to +3V_S5--1212

AVDD--H/W monitor
Analog power



PLACE ALL THE DECOUPLING CAPS ON
THIS SHEET CLOSE TO SB AS POSSIBLE.

23





OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.

16

REV C: Add C684 and C696 --0408

It must ready
before RSMRST#

REQUIRED STRAPS


Maybe can be remove -- internla pull up
check AMD

GPIO16 GPIO17


TYPE	GPIO16	GPIO17
FWH	L : 2.2K pull down	L : 2.2K pull down
LPC	NC	L : 2.2K pull down
SPI	L : 2.2K pull down	NC
RSVD	NC	NC

DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	



REV B: U7, R179 unstuff, R183 stuff, follow A1-2chip ---0202

NB/SB POWER GOOD CIRCUIT

REV B: Add 1N Capacitor to Smoothing NB_PWRGD_IN ---0202


AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5




Quanta Computer Inc.
PROJECT : ZY7


Size Document Number
SB700-STRAPS,PWRGD
Date: Thursday, June 26, 2008 Sheet 16 of 35 Rev 1A

REV B:Del MXM_POWEREN circuit
follow AMD request--0214







1
To NEW-CARD & EXT. USE





Bluetooth







MINI-CARD




SATA1




SATA2




LED




ODD (SATA)




TP CONN




To Power/B







FAN








To Switch/B










CODEC



Speaker Amplifier



Amplifier POWER



THIS DEVICE UTILIZES A "SELECTABLE IDSEL" SCHEME.
IDSEL CAN BE CONNECTED INTERNALLY TO ONE OF THREE
PCI AD LINES OR EXTERNAL IDSEL SIGNAL.



22K TO 47K PULL-UP & PULL-DOWN RESISTORS ARE REQUIRED TO BE CONNECTED TO PINS 123 & 124 TO SELECT ONE OF THE 4 POSSIBLE IDSEL CONNECTIONS. THE TABLE BELOW SHOWS THE 4 POSSIBLE COMBINATIONS

CONFIGURING IDSEL TO BE INTERNALLY CONNECTED ALLOWS FOR A FULL PARALLEL POWER MODE. IF AN EXTERNALLY CONNECTED IDSEL IS REQUIRED THEN AN INVERTER MUST BE CONNECTED TO VPP_PGM TO CREATE VPP_VCC.


VCC5# (124)	VPP_PGM (123)	IDSEL SELECT
DOWN	DOWN	AD18
DOWN	UP	AD20
UP	DOWN	AD25
UP	UP	PIN 127

AD20 R328 100/F 4 PCM IDSEL

ID Select : AD20
Interrupt Pin : INTA#
Request Indicate : REQ0#
Grant Indicate : GNT0#




22K TO 47K PULL-UPS MUST BE PLACED
ON INTA#, PME#, SERIRQ# & CLKRUN#.




[illegible]**Quanta Computer Inc.**

PROJECT : ZY7

Size	Document Number	Rev
	PCMCIA(OZ601)	1A
Date:	Thursday, June 26, 2008	Sheet 23 of 35




4 IN 1 CARD READER




REV:E Modify


APVDD(pin5) must put C601/1000pF close to APVDD(pin5) (length must under 120mil) and trace width = 20mil, after C601, pls put one more 0.1uF for it.




Memory Card Power Supply




Use 0805 type and over 20 mils trace width on both side






CABLE DOCK






Quanta Computer Inc.
PROJECT : ZY7


Size	Document Number	Rev
	CABLE DOCK	1A
Date:	Thursday, June 26, 2008	Sheet 26 of 35



Quanta Computer Inc.
PROJECT : ZY7



change to 1.2v_on
enable 11/16




$$TON = 3.85p \cdot RTON \cdot Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin \cdot TON)$$


6A OCP --- OC=4.53K
FDS6690AS Rds=15mOhm

9/26 Addition



Quanta Computer Inc.
PROJECT : ZY7


Size	Document Number	Rev
	NB_CORE(RT8202)	1A
Date:	Thursday, June 26, 2008	Sheet 30 of 35




$$R1 = (100 * V_{out} - R2) K$$

if tune Vout , PR133 un-mount, PR139 PR140 mount

C REV: change to 330PF for EMI request







Model		REV	CHANGE LIST				MODEL	ZY7	
								FROM	To
ZY7 MB	1A	1A First release--0107						X	1A
								X	1A
								X	1A
								X	1A
								X	1A
	2B	Page 02 change C350 from unstuff to 22P for EMI request--0215 Page 03 Add HOLE39 for ME request--0215 Page 06 Del C193, C203, C178 and C184,C185 for ISL6265 request--0226 Page 29 PC172,PC173 for ISL6265 request--0226 Page 09 Add HDMI CAP circuit for layout request --0216 page 10 Add C601,C646,C647,C648 100PF for EMI request--0201 Page 10 Change R149 value from 150ohm to 140 ohm following AMD change---0214 Page 10 Change +3V_AVDD_NB PU from +3V_S5 to +3V follow AMD CRB suggest.--0201 Page 16 Add C641 1N Capacitor to Smoothing NB_PWRGD_IN ---0202 Page 16 Change U7,R179 unstuff,PR183 stuff,follow A1-2chip .--0202 Page 17 Del MXM_POWEREN circuit follow AMD request--0214 Page 18 Change R393 value from 150ohm to 140 ohm following AMD change---0214 Page 19 Add L79,L80 for EMI request--0218 Page 19 add reseve D34,D35,D37,D38 for ESD request--0218 Page 21 SWAP TX0P/N with TX3P/N net for LAN layout issue--0214 Page 21 change R39 Value from 1.24K to 1.2K and sutff R63 for LAN issue--0215 Page 22 del VR button function follow Spec--0218 Page 28 add reverse PR203 ---0218 page 32 PU2 Power source change to +1.8VSUS from +3VPCU--0128		1A	2A				
				1A	2A				
				1A	2A				
				1A	2A				
				1A	2A				
				1A	2A				
				1A	2A				
				1A	2A				
				1A	2A				
				1A	2A				
				1A	2A				
				1A	2A				
				1A	2A				
				1A	2A				
				1A	2A				
				1A	2A				
				1A	2A				
				1A	2A				
				1A	2A				
				1A	2A				
				1A	2A				
			2C	page 18 add R617,R616,R618,R619 for HDMI vendor suggest--0331 page 21 SWAP CN12 LAN_LINKLED#_SYS and LAN_ACTLED#_SYS net for LAN LED issue---0331 page 22 change u36 footprint---0331 page 22 del SPDF circuit, C684, R561,Q52 cancel, U34 cancel----0331 page 10 unstuff Q50 and R452,stuff R459 follow AMD suggest---0402 page 19 add R198 and R207(reserve) for FP S3 issue---0408 Page 31 change C645 from 1000P to 330P for EMI issue---0408 Page 16 add C684, C696 330PF for EMI issue---0408 Page 12 add C178 10PF for EMI issue ---0408 Page 26 change R35 to 1K for Docking AC issue---0408 Page 18 unstuff R3, Q1,Q4,Q5, Add and stuff D17, D21---0410		2A	2B		
						2A	2B		
						2A	2B		
						2A	2B		
		2A			2B				
		2A			2B				
		2A			2B				
		2A			2B				
		2A			2B				
		2A			2B				
		2A			2B				
		2A			2B				
	2D					2B	3A		
			DOC NO.		PROJECT MODEL :	ZY7	APPROVED BY:		DATE:
		PART NUMBER:		DRAWING BY:		REVISION:	3A		

NB CLOCK INPUT TABLE			
NB CLOCKS	RS740	RX780	RS780
HT_REFCLKXP	66M SE(SE)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (1.3V)	14M SE (1.8V)	14M SE (1.3V)
REFCLK_N	NC	NC	ref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF


* RS780 can be used as clock buffer to output two PCIe reference clocks
By default, chip will configured as input mode, BIOS can program it to output mode.



SMBUS Table




ZY7 Power On Sequence



Power State / Voltage Rail Activity Summary

SYSTEM STATE	SLEEP STATE	PROCESSOR STATE	Description	RTC	ALWAYS	S5	SUS	RUN
G0	S0	C0	RUNNING	ON	ON	ON	ON	ON
G0	S0	C0	RUNNING	P-state transitions under OS control	ON	ON	ON	ON
G0	S0	C1		HALT	ON	ON	ON	ON
G0	S0	C2		Stop grant, caches snoopable	ON	ON	ON	ON
G0	S0	C1E/C3		Stop grant, no LDTSTOP, not expected, cache snoops	ON	ON	ON	ON
G0	S0	C1E/C3	SLEEPING	Stop grant with LDTSTOP, cache not snoopable	ON	ON	ON	ON
G1	S1	OFF		Powered on suspend	ON	ON	ON	ON
G1	S3	OFF		Suspend to RAM	ON	ON	ON	OFF
G2	S4	OFF	SOFT OFF	Suspend to disk	ON	ON	OFF	OFF
G2	S5	OFF			ON	ON	OFF	OFF
G2/G3	S5 LOW	OFF	POWER BUTTON ONLY	ON	ON	OFF	OFF	OFF
G3		OFF	MECHANICAL OFF	ON	OFF	OFF	OFF	OFF



POWER	Distribution
VCC_CORE	CPU
+5VPCU	FINGERPRINT
+3VPCU	CIR, EC, SW/B, SUSLED, PWR_LED, BAT_LED, SPI_FLASH
+1.1V	RS780
+NB_CORE	RS780
+5V	CRT, HDMI, DOCK, PCMCIA, AUDIO, HDD, ODD, FAN, TP, TV_CARD, SB700, MXM
+3V	CPU, CLK_GEN, SB700, RS780, MXM, DDR, DOCK, EC, CARD_READER, PCMCIA, CODEC, LAN, HDD, NEW_CARD, MINI_CARD, LCD, CM2009, HDMI, CAMERA, CODEC, HEADPHONE, AMP
+3V_S5	DOCK, MDC, LAN, NEW_CARD
+3VSUS	SUSLED, BT
+2.5V	CPU, MXM
+1.2V_S5	SB700
+1.8VSUS	CPU, SB700
+1.8V	CARD_READER, RS780, SB700
+1.2V	SB600, RS780, CPU, CLK_GEN
+SMDDR_VTERM	DDR, CPU
+SMDDR_VREF	DDR
+1.5V	NEW_CARD, MINI_CARD
+5V_S5	