


Orta Block Diagram



Project code: 91.4U101.001
PCB P/N : 48.4U101.0SA
REVISION : 06245-SB

PCB Layer Stackup

L1: Signal 1
L2: VCC
L3: Inner Signal 2
L4: Inner Signal 3
L5: GND
L6: Signal 4

CPU V_CORE

INPUT	OUTPUT
<i>DCBATOUT</i>	<i>VCC_CORE_S0</i>

SYSTEM DC/DC

INPUT	OUTPUT
<i>DCBATOUT</i>	<i>1D2V_S0</i> <i>1D8V_S3</i>

SYSTEM DC/DC

INPUT	OUTPUT
DCBATOUT	5V_S5 3D3V_S5

SYSTEM LDO

INPUT	OUTPUT
1D8V_S3	0D9V_S3

SYSTEM LDO

INPUT	OUTPUT
3D3V_S5	1D2V_S5
3D3V_S0	2D5V_S0
3D3V_S0	1D5V_S0

SYSTEM LDO

INPUT	OUTPUT
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5

Battery Charger

INPUTS	OUTPUTS
$AD+$ $BAT+$	$DCBATOUT$

<Variant Name>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title	BLOCK DIAGRAM
-------	---------------

Size	Document Number
------	-----------------

A3	Orta
----	-------------

Date: Friday, January 12, 2007

Sheet 1 of 46

SB

SA: 07/31/06 Start

- SB change
power team
- 1.change L7, L9 to 68.1R510.10D
 - 2.change U12 to 84.04706.037
 - 3.change R66 to 10K ohm

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CHANGE HISTORY

Size

Document Number

Rev

A3


Orta

SB

Date: Friday, January 12, 2007

Sheet 2 of 46


- 1- PLACE ALL SERIAL TERMINATION RESISTORS CLOSE TO U800
- 2- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN










<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title			
CLKGEN ICS951412			
Size	Document Number	Rev	
A3	Orta	SB	
Date:	Friday, January 12, 2007	Sheet	3 of 46







LAYOUT: Place on backside of processor.



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		Rev SB
CPU(4/4) Power		
Size A3	Document Number	
Date: Friday, January 12, 2007		Sheet 7 of 46

PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor

Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor



Place these Caps near DM1

Place these Caps near DM2

Place these Caps near PARALLEL TERMINATION

Cross Moat Cap

緯創資通 Wistron Corporation			
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.			
Title	DDR DAMPING & TERMINATION		
Size A3	Document Number	Rev SB	
Date: Friday, January 12, 2007	Sheet 8	of	46

[illegible][illegible][illegible]

Decoupling Capacitor

PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor

Key components and connections:

- M_A[15:0] 5.9, M_B[15:0] 5.9
- M_A_CS1# 5.9, M_A_ODT1 5.9, M_A_CAS# 5.9, M_A_WE# 5.9
- M_B_BS#2 5.9, M_B_CKE0 5.9
- M_B_CS1# 5.9, M_B_WE# 5.9, M_B_CAS# 5.9, M_B_BS#0 5.9
- M_B_CS2# 5.9
- M_A_CS3# 5.9, M_A_A13 5.9, M_A_ODT0 5.9
- M_A_CS0# 5.9, M_A_RAS# 5.9, M_A_BS#1 5.9, M_A_A0 5.9
- M_A_BS#2 5.9, M_A_A12 5.9, M_A_A3 5.9, M_A_A9 5.9, M_A_A8 5.9
- M_B_A7 5.9, M_B_A6 5.9, M_B_A4 5.9, M_B_A2 5.9
- M_B_A0 5.9
- M_B_RAS# 5.9, M_B_BS#1 5.9, M_B_CS0# 5.9
- M_B_CKE1 5.9

Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor

Capacitor placement locations:

- Place these Caps near DM1
- Place these Caps near DM2
- Place these Caps near PARALLEL TERMINATION


Cross Moat Cap section:

- C211 SC680P50V2KX-2GP
- C521 SC680P50V2KX-2GP
- C515 SC680P50V2KX-2GP

<Core Design>


緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
DDR DAMPING & TERMINATION		
Size A3	Document Number Orta	Rev SB
Date: Friday, January 12, 2007	Sheet 8	of 46

[illegible][illegible]



CLAW HAMMER TO NB

NB TO CLAW HAMMER



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

NB-RS690M HT

Size
A3


Document Number

Orta

Rev
SB

Date: Friday, January 12, 2007



Sheet 10 of 46





A-LINK
CLOSE TO NB
Change 0920










LCD/INVERTER CONN


























LED BD






Place these components close to U13 and use ground guard for 32K_X1 and 32K_X2.



PLACE SATA AC DECOUPLING
CAPS CLOSE TO SB460




<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	SB600 ACPI/GPIO/SATA/IDE (2 of 5)
-------	-----------------------------------

Size A3	Document Number Orta	Rev SB
------------	--------------------------------	------------------


Date: Friday, January 12, 2007 Sheet 17 of 46





PCI_CLK4
PCI_CLK6
PCI_CLK0
PCI_CLK1

19 AC_SDATAOUT
16,31 PCLK_KBC
15 CLK33_LPCROM
16 PCI_CLK0
16,25 PCLK_PCM




REQUIRED SYSTEM STRAPS

		SB600				
		AC_SDOOUT	PCI_CLK4	PCI_CLK6	PCI_CLK0	PCI_CLK1
PULL HIGH	USE DEBUG STRAPS	USE INT. PLL48	CPU IF=K8 DEFAULT	ROM TYPE: H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM		
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	USE EXT. 48MHZ DEFAULT	CPU IF=P4	DEFAULT		

SB600 HAS 15K INTERNAL PU FOR PCI_AD[23..28]

16,25 PCI_AD28
16,25 PCI_AD27
16,25 PCI_AD26
16,25 PCI_AD25
16,25 PCI_AD24
16,25 PCI_AD23



DEBUG STRAPS

		PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
STRAP HIGH		RESERVED	RESERVED	RESERVED	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOT FAIL TIMER DISABLE DEFAULT
STRAP LOW					USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOT FAIL TIMER ENABLE

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

SB600 STRAPPING PIN

Size

A3

Document Number

Orta


Rev

SB



Date: Friday, January 12, 2007


Sheet 20 of 46

SATA HD Connector





ODD Connector




[illegible]


LAN Connector



GIGA Lan Transformer



For EMI request





- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

RJ11 signal must leave the other signal or power plane 100mil.

DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title	LAN Connector	Rev	SB
Size	Document Number		
A3	Orta		
Date:	Friday, January 12, 2007	Sheet	24 of 46

Title			
OZ711SP1 (1 of 2)			
Size	Document Number		Rev
	Orta		SB
Date:	Friday, January 12, 2007	Sheet 25 of	46



PCMCIA Socket

Cardbus I/F



CBB_D[15..0] << CBB_D[15..0] 25
CBB_A[25..0] << CBB_A[25..0] 25

CBB_IORD# 25
CBB_IOWR# 25
CBB_WE# 25
CBB_REG# 25
CBB_CE1# 25
CBB_CE2# 25
CBB_BVD1# 25
CBB_BVD2# 25
CBB_CD1# 25
CBB_CD2# 25
CBB_VS1# 25
CBB_VS2# 25

CBB_IORD# 25
CBB_IOWR# 25
CBB_WE# 25
CBB_REG# 25
CBB_CE1# 25
CBB_CE2# 25
CBB_BVD1# 25
CBB_BVD2# 25
CBB_CD1# 25
CBB_CD2# 25
CBB_VS1# 25
CBB_VS2# 25



CLOSE TO CHIP



XD
MS / MS PRO
SD / SD IO / MMC


<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.







Title		PCMCIA / 1394 / CARD READER	
Size	Document Number	Rev	SB
Date: Friday, January 12, 2007		Sheet 27 of 46	

Mini Card Connector

NEWCARD Connector







Reserve the symbol
for bottom side
connector



POWER GENERATE

Layout
20 mil



<Variant Name>

緯創資通



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	AZALIA CODEC - ALC268
-------	------------------------------

Size	Document Number	Orta	Rev
			SB

Date: Friday, January 12, 2007	Sheet 29 of 46
--------------------------------	----------------


KBC_MUTE_GPI08

[illegible][illegible][illegible][illegible]




Cover Up Switch


2nd source:20.F00984.002





Check test point





Test Point放在Dimm Door打開可量測處





EMI Bypass cap.





EMI REQUEST


Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46





<Core Design>




CPU_CORE
ISL6264CRZ




TI TPS51120
3D3V/5V




Adapter




Charger_ISL6255




TI TPS51116
1.8V / 0.9V



ISL6268_1D2V



ISL6268_VGA_CORE




<Core Design>



緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Power Block Diagram		
Size A3	Document Number	Rev
	Orta	SB
Date: Friday, January 12, 2007	Sheet 36 of 46	

CPU_VCORE
VID=1.20V(25W)/1.15V(35W)
Iomax=21A(25W)/35A (35W)
OCP=40A~45A

TABLE 1. VOLTAGE IDENTIFICATION CODES

VID5	VID4	VID3	VID2	VID1	VID0	DAC
0	0	0	0	0	0	1.550
0	0	0	0	0	1	1.525
0	0	0	0	1	0	1.500
0	0	0	0	1	1	1.475
0	0	0	1	0	0	1.450
0	0	0	1	0	1	1.425
0	0	0	1	1	0	1.400
0	0	0	1	1	1	1.375
0	0	1	0	0	0	1.350
0	0	1	0	0	1	1.325
0	0	1	0	1	0	1.300
0	0	1	0	1	1	1.275
0	0	1	1	0	0	1.250
0	0	1	1	0	1	1.225
0	0	1	1	1	0	1.200
0	0	1	1	1	1	1.175
0	1	0	0	0	0	1.150
0	1	0	0	0	1	1.125
0	1	0	0	1	0	1.100
0	1	0	0	1	1	1.075
0	1	0	1	0	0	1.050
0	1	0	1	0	1	1.025
0	1	0	1	1	0	1.000
0	1	0	1	1	1	0.975
0	1	1	0	0	0	0.950
0	1	1	0	0	1	0.925
0	1	1	0	1	0	0.900
0	1	1	0	1	1	0.875
0	1	1	1	0	0	0.850
0	1	1	1	0	1	0.825
0	1	1	1	1	0	0.800
0	1	1	1	1	1	0.775
1	0	0	0	0	0	0.750
1	0	0	0	0	1	0.7375
1	0	0	0	1	0	0.725
1	0	0	1	0	0	0.7125
1	0	0	1	0	1	0.7
1	1	1	1	1	1	0.375







Parallel

Aux Power


3D3V_AUX_S5




Aux Power 3D3V_AUX_S5



Adaptor in to generate DCBATOUT




BATTERY CONNECTOR







<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
AD/BATT CONN			
Size A3	Document Number		Rev
	Orta		SB
Date:	Friday, January 12, 2007	Sheet 41 of	46








Add as ATI suggestion


Power On Logic

<Core Design>


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
PWR CTL LOGIC / PWR PLANE			
Size A3	Document Number Orta	Rev SB	
Date: Friday, January 12, 2007	Sheet 45	of	46




DUMMY in SA




34.42Y01.001




34.42Y01.001




34.46502.001




34.42Y01.001




34.42Y01.001
34.42Y01.001




34.39S07.001




34.49U26.001
34.49U26.001




34.39S07.001



34.39S07.001








34.39S07.001




34.39S07.001

34.39S07.001


TOP(CARD READER BD)
34.42Y01.011




SB




BOT(MDC)
34.42Y01.011




BOT(CPU)
34.42Y01.011




BOT(SB)
34.42Y01.011




BOT(MINI CARD)
34.46502.001




SB




SB








SB



SB



SB



<Core Design>

Title		
34.42Y01.011		
EMI/Spring/Boss		
Size	Document Number	Rev
		SB
Date: Friday, January 12, 2007	Sheet 46 of 46	