



ICH7M Integrated Pull-up and Pull-down Resistors

|                                                                                                                                                       |                                |
|-------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|
| EE_DIN,EE_DOUT, GNT[3:0], GPIO[25], GNT[4]#/GPIO48, GNT[5]#/GPIO17, PME#, LAD[3:0]#/FWH[3:0]#, LAN_RXD[2:0] LDRQ[0], LDRQ[1]/GPIO[41], PWRBTN#, TP[3] | ICH7 internal 20K pull-ups     |
| DD[7], DDREQ                                                                                                                                          | ICH7 internal 11.5K pull-downs |
| ACZ_BIT_CLK, ACZ_RST#, ACZ_SDIN[2:0], ACZ_SDOUT,ACZ_SYNC, DPRSLPVR/GPIO16, EE_CS,SPI_ARB, SPI_CLK, SPKR,                                              | ICH7 internal 20K pull-downs   |
| USB[7:0][P,N]                                                                                                                                         | ICH7 internal 15K pull-downs   |
| SATALED#                                                                                                                                              | ICH7 internal 15K pull-up      |
| LAN_CLK                                                                                                                                               | ICH7 internal 100K pull-down   |

ICH7M IDE Integrated Series Termination Resistors

|                                                                            |                      |
|----------------------------------------------------------------------------|----------------------|
| DD[15:0], D10W#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ | approximately 33 ohm |
|----------------------------------------------------------------------------|----------------------|

ICH7M Functional Strap Definitions

| Signal                        | Usage/When Sampled                                              | Comment                                                                                                                                                                                                       |
|-------------------------------|-----------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ACZ_SDOUT                     | XOR Chain Entrance/ PCIE Port Config bit1, Rising Edge of PWROK | Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h)                                                   |
| ACZ_SYNC                      | PCIE bit0, Rising Edge of PWROK.                                | Sets bit0 of RPC.PC(Config Registers:Offset 224h)                                                                                                                                                             |
| EE_CS                         | Reserved                                                        | This signal should not be pull high.                                                                                                                                                                          |
| EE_DOUT                       | Reserved                                                        | This signal should not be pull low.                                                                                                                                                                           |
| GNT2#                         | Reserved                                                        | This signal should not be pull low.                                                                                                                                                                           |
| GNT3#                         | Top-Block Swap Override. Rising Edge of PWROK.                  | Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down. |
| GNT5#/ GPIO17#, GNT4#/ GPIO48 | Boot BIOS Destination Selection. Rising Edge of PWROK.          | Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT5# is MSB, 01-SPI, 10-PCI, 11-LPC.                                                                                   |
| DPRSLPVR                      | Reserved                                                        | This signal should not be pull high.                                                                                                                                                                          |
| GPIO25                        | Reserved. Rising Edge of RSMRST#.                               | This signal should not be pull low.                                                                                                                                                                           |
| INTVRMEN                      | Integrated VccSus1_05 VRM Enable/Disable. Always sampled.       | Enables integrated VccSus1_05 VRM when sampled high                                                                                                                                                           |
| LINKALERT#                    | Reserved                                                        | Requires an external pull-up resistor.                                                                                                                                                                        |
| REQ[4:1]#                     | XOR Chain Selection. Rising Edge of PWROK.                      | TBD, Chapter 8.                                                                                                                                                                                               |
| SATALED#                      | Reserved                                                        | This signal should not be pull low.                                                                                                                                                                           |
| SPKR                          | No Reboot. Rising Edge of PWROK.                                | If sampled high, the system is strapped to the "No Reboot" mode(ICH7 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.                                         |
| TP3                           | XOR Chain Entrance. Rising Edge of PWROK.                       | This signal should not be pull low unless using XOR Chain testing.                                                                                                                                            |

954305D 27Mhz/LCDCLK Spread and Frequency Selection Table

| SS3 Byte9 bit 7 | SS2 bit6 | SS1 bit5 | SS0 bit4 | Spread Amount% |
|-----------------|----------|----------|----------|----------------|
| 0               | 0        | 0        | 0        | -0.50 Down     |
| 0               | 0        | 0        | 1        | -1.00 Down     |
| 0               | 0        | 1        | 0        | -1.50 Down     |
| 0               | 0        | 1        | 1        | -2.00 Down     |
| 0               | 1        | 0        | 0        | -0.75 Down     |
| 0               | 1        | 0        | 1        | -1.25 Down     |
| 0               | 1        | 1        | 0        | -1.75 Down     |
| 0               | 1        | 1        | 1        | -2.25 Down     |
| 1               | 0        | 0        | 0        | + -0.25 Center |
| 1               | 0        | 0        | 1        | + -0.5 Center  |
| 1               | 0        | 1        | 0        | + -0.75 Center |
| 1               | 0        | 1        | 1        | + -1.0 Center  |
| 1               | 1        | 0        | 0        | + -0.25 Center |
| 1               | 1        | 0        | 1        | + -0.5 Center  |
| 1               | 1        | 1        | 0        | + -0.75 Center |
| 1               | 1        | 1        | 1        | + -1.0 Center  |

PCI Routing

|         | IDSEL | INT -> PIRQ | REQ/GNT |
|---------|-------|-------------|---------|
| 7412    | 22    | A->F, B->B' | 0       |
| MiniPCI | 21    | A/B -> E    | 1       |
| LAN     | 23    | A -> H      | 2       |

History

Calistoga Strapping Signals and Configuration

| Pin Name      | Strap Description                   | Configuration                                                                                                          |
|---------------|-------------------------------------|------------------------------------------------------------------------------------------------------------------------|
| CFG[2:0]      | FSB Frequency Select                | 001 = FSB533<br>011 = FSB667<br>others = Reserved                                                                      |
| CFG[4:3]      | Reserved                            |                                                                                                                        |
| CFG5          | DMI x2 Select                       | 0 = DMI x2<br>1 = DMI x4 (Default)                                                                                     |
| CFG6          | Reserved                            |                                                                                                                        |
| CFG7          | CPU Strap                           | 0 = Reserved<br>1 =Mobile CPU(Default)                                                                                 |
| CFG8          | Reserved                            |                                                                                                                        |
| CFG9          | PCI Express Graphics Lane Reversal  | 0 = Reverse Lanes,15->0,14->1 ect..<br>1= Normal operation(Default):Lane Numbered in order                             |
| CFG[11:10]    | Reserved                            |                                                                                                                        |
| CFG[13:12]    | XOR/ALL Z test straps               | 00 = Reserved<br>01 = XOR mode enabled<br>10 = All Z mode enabled<br>11 = Normal operation (Default)                   |
| CFG[15:14]    | Reserved                            | Reserved                                                                                                               |
| CFG16         | FSB Dynamic ODT                     | 0 = Dynamic ODT Disabled<br>1 = Dynamic ODT Enabled (Default)                                                          |
| CFG17         | Global R-comp Disable (All R-comps) | 0 = All R-comp Disable<br>1 = Normal Operation (Default)                                                               |
| CFG18         | VCC Select                          | 0 = 1.05V (Default)<br>1 = 1.5V                                                                                        |
| CFG19         | DMI Lane Reversal                   | 0 = Normal operation (Default):lane Numbered in order<br>1 =Reverse Lane,4->0,3->1 ect...                              |
| CFG20         | SDVO/PCIE Concurrent                | 0 = Only SDVO or PCIE x1 is operational (Default)<br>1 =SDVO and PCIE x1 are operating simultaneously via the PEG port |
| SDVOCTRL_DATA | SDVO Present                        | 0 = No SDVO Card present (Default)<br>1= SDVO Card present                                                             |

NOTE: All strap signals are sampled with respect to the leading edge of the Calistoga GMCH PWORK in signal.

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Reference

Size A3

Document Number




Rev

Date: Wednesday, February 08, 2006




Sheet 2 of 53


AG1

SD




| SEL2 | SEL1 | SEL0 | CPU      | FSB  |
|------|------|------|----------|------|
| 0    | 0    | 0    | 266M     | X    |
| 0    | 0    | 1    | 133M     | 533M |
| 0    | 1    | 0    | 266M     | X    |
| 0    | 1    | 1    | 166M     | 667M |
| 1    | 0    | 0    | 333M     | X    |
| 1    | 0    | 1    | 100M     | X    |
| 1    | 1    | 0    | 400M     | X    |
| 1    | 1    | 1    | Reserved | X    |











| SEL2 | SEL1 | SEL0 | CPU      |
|------|------|------|----------|
| 0    | 0    | 0    | 266M     |
| 0    | 0    | 1    | 133M     |
| 0    | 1    | 0    | 200M     |
| 0    | 1    | 1    | 166M     |
| 1    | 0    | 0    | 333M     |
| 1    | 0    | 1    | 100M     |
| 1    | 1    | 0    | 400M     |
| 1    | 1    | 1    | Reserved |


PM\_BMBUSY# 16 R237  
PM\_EXTTS#0 16 R239  
PM\_EXTTS#1 16 R239  
PM\_THRMTRIP-A# 4 R239  
PLT\_RST1# 16,20,26,30,31,32,34,35,45








When High 1K Ohm

CF66:  
0=Moby Dick ,1=Calistoga (default)

When Low choice  
lower than 3.5K  
Ohm




When PM replace to GM





- U71H**
- VCCSYNC
  - VCC\_TXLVDS0
  - VCC\_TXLVDS1
  - VCC\_TXLVDS2
  - VCC3G0
  - VCC3G1
  - VCC3G2
  - VCC3G3
  - VCC3G4
  - VCC3G5
  - VCC3G6
  - VCCA\_3GPLL
  - VCCA\_3GBG
  - VSSA\_3GBG
  - VCCA\_CRTDAC0
  - VCCA\_CRTDAC1
  - VSSA\_CRTDAC
  - VCCA\_DPLLA
  - VCCA\_DPLLB
  - VCCA\_HPLL
  - VCCA\_LVDS
  - VSSA\_LVDS
  - VCCA\_MPLL
  - VCCA\_TVBG
  - VSSA\_TVBG
  - VCCA\_TVDACA0
  - VCCA\_TVDACA1
  - VCCA\_TVDACB0
  - VCCA\_TVDACB1
  - VCCA\_TVDACC0
  - VCCA\_TVDACC1
  - VCCD\_HMPLL0
  - VCCD\_HMPLL1
  - VCCD\_LVDS0
  - VCCD\_LVDS1
  - VCCD\_LVDS2
  - VCCD\_TVDAC
  - VCC\_HV0
  - VCC\_HV1
  - VCC\_HV2
  - VCCD\_QTVDAC
  - VCCAUX0
  - VCCAUX1
  - VCCAUX2
  - VCCAUX3
  - VCCAUX4
  - VCCAUX5
  - VCCAUX6
  - VCCAUX7
  - VCCAUX8
  - VCCAUX9
  - VCCAUX10
  - VCCAUX11
  - VCCAUX12
  - VCCAUX13
  - VCCAUX14
  - VCCAUX15
  - VCCAUX16
  - VCCAUX17
  - VCCAUX18
  - VCCAUX19
  - VCCAUX20
  - VCCAUX21
  - VCCAUX22
  - VCCAUX23
  - VCCAUX24
  - VCCAUX25
  - VCCAUX26
  - VCCAUX27
  - VCCAUX28
  - VCCAUX29
  - VCCAUX30
  - VCCAUX31
  - VCCAUX32
  - VCCAUX33
  - VCCAUX34
  - VCCAUX35
  - VCCAUX36
  - VCCAUX37
  - VCCAUX38
  - VCCAUX39
  - VCCAUX40


- POWER**
- VTT\_0
  - VTT\_1
  - VTT\_2
  - VTT\_3
  - VTT\_4
  - VTT\_5
  - VTT\_6
  - VTT\_7
  - VTT\_8
  - VTT\_9
  - VTT\_10
  - VTT\_11
  - VTT\_12
  - VTT\_13
  - VTT\_14
  - VTT\_15
  - VTT\_16
  - VTT\_17
  - VTT\_18
  - VTT\_19
  - VTT\_20
  - VTT\_21
  - VTT\_22
  - VTT\_23
  - VTT\_24
  - VTT\_25
  - VTT\_26
  - VTT\_27
  - VTT\_28
  - VTT\_29
  - VTT\_30
  - VTT\_31
  - VTT\_32
  - VTT\_33
  - VTT\_34
  - VTT\_35
  - VTT\_36
  - VTT\_37
  - VTT\_38
  - VTT\_39
  - VTT\_40
  - VTT\_41
  - VTT\_42
  - VTT\_43
  - VTT\_44
  - VTT\_45
  - VTT\_46
  - VTT\_47
  - VTT\_48
  - VTT\_49
  - VTT\_50
  - VTT\_51
  - VTT\_52
  - VTT\_53
  - VTT\_54
  - VTT\_55
  - VTT\_56
  - VTT\_57
  - VTT\_58
  - VTT\_59
  - VTT\_60
  - VTT\_61
  - VTT\_62
  - VTT\_63
  - VTT\_64
  - VTT\_65
  - VTT\_66
  - VTT\_67
  - VTT\_68
  - VTT\_69
  - VTT\_70
  - VTT\_71
  - VTT\_72
  - VTT\_73
  - VTT\_74
  - VTT\_75
  - VTT\_76



<Variant Name>


|                      |                              |               |
|----------------------|------------------------------|---------------|
| Title                |                              |               |
| <b>GMCH (4 of 5)</b> |                              |               |
| Size                 | Document Number              | Rev           |
| A3                   | <b>AG1</b>                   | <b>SA</b>     |
| Date:                | Wednesday, February 08, 2006 | Sheet 9 of 53 |

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.








## PARALLEL TERMINATION



## Decoupling Capacitor



<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


|                                  |                              |             |           |
|----------------------------------|------------------------------|-------------|-----------|
| Title                            |                              |             |           |
| <b>DDR2 Termination Resistor</b> |                              |             |           |
| Size<br>A3                       | Document Number              |             | Rev       |
|                                  | <b>AG1</b>                   |             | <b>SA</b> |
| Date:                            | Wednesday, February 08, 2006 | Sheet 12 of | 53        |




# CRT I/F & CONNECTOR

Layout Note:  
Place these resistors  
close to the CRT-out  
connector


Ferrite bead impedance: 10 ohm@100MHz




Layout Note:  
\* Must be a ground return path between this ground and the ground on the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.






Hsync & Vsync level shift



DDC\_CLK & DATA level shift



## TV OUT CONN



<Variant Name>


緯創資通




Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


| CRT/TV Connector                   |                 |     |
|------------------------------------|-----------------|-----|
| Size A3                            | Document Number | Rev |
|                                    | AG1             | -1  |
| Date: Wednesday, February 08, 2006 | Sheet 14 of 53  |     |












| TEMP.    | Digital Output Data Bits |     |      |     |
|----------|--------------------------|-----|------|-----|
|          | Sign                     | MSB | LSB  | EXT |
| +127.875 | 0                        | 111 | 1111 | 111 |
| +126.375 | 0                        | 111 | 1110 | 011 |
| +25.5    | 0                        | 001 | 1001 | 100 |
| +1.75    | 0                        | 000 | 0001 | 110 |
| +0.5     | 0                        | 000 | 0000 | 100 |
| +0.125   | 0                        | 000 | 0000 | 001 |
| -0.125   | 1                        | 111 | 1111 | 111 |
| -1.125   | 1                        | 111 | 1110 | 111 |
| -25.5    | 1                        | 110 | 0110 | 100 |
| -55.25   | 1                        | 100 | 1000 | 110 |
| -65.000  | 1                        | 011 | 1111 | 000 |

### Dummy when G792 enhanced T8 function

HW thermal shut down temperature setting 95 degree (18D2 KOhm), 85 degree (25.699 KOhm). Put the back of CPU.




$$Rset (K) = 0.0012T - 0.9308T + 96.147$$

### Thermal Get Setting



| Sensor   | Setting       | T6  | T7  |
|----------|---------------|-----|-----|
| Sensor 0 | CPU DTS       | 98  | 100 |
| Sensor 1 | G792-1 CPU    | 98  | 100 |
| Sensor 2 | G792-2 System | 78  | 83  |
| Sensor 3 | G792-3 VGA    | 110 | 115 |


<Variant Name>

## SATA Connector




## CDROM Connector








## USB PORT





## BLUETOOTH MODULE CONNECTOR



## MDC 1.5 CONN




-1 Modify



<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| USB and MDC I/F                    |                 |     |        |
|------------------------------------|-----------------|-----|--------|
| Size A3                            | Document Number | AG1 | Rev -1 |
| Date: Wednesday, February 08, 2006 | Sheet 21        | of  | 53     |













## Mini Card Connector



## 1394 Connector



## Bottom VIEW

1 36  
Reader

<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**MINI CARD / 1394**

Size

Document Number

---

## AG1


Rev

**-1M**


Date: Wednesday, February 08, 2006


Sheet 26 of 53

# PCMCIA Socket



## Power switch





- 1) When GPIO0 is asserted, AMP should be muted.
- 2) SPDIFO should be turned off when not used.



#### Configuration:

(3 External Jacks, 1 internal Mic, 1 stereo output Speaker Amp.

| Pin   | Symbol   | Location   | Re-tasking                                              |
|-------|----------|------------|---------------------------------------------------------|
| 35/36 | FRONT    | AMP, Jack1 | AMP output, line input                                  |
| 39/41 | SURR     | X          | X                                                       |
| 43/44 | CEN/LEFT | X          | SURR-VREFO-L/R                                          |
| 45/46 | SIDESURR | X          | SIDESURR-L is MIC2-VREFO-R, SIDESURR-R is LINE2-VREFO-R |
| 23/24 | LINE1    | Jack 2     | Line input, line output                                 |
| 21/22 | MIC1     | Jack 3     | Mic input, line output                                  |
| 14/15 | LINE2    | X          | X                                                       |
| 16/17 | MIC2     | Int. Mic   | Mic input                                               |

## POWER GENERATE

\*Layout\*  
20 mil




<Variant Name>



**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Azalia codec ALC883**

|                                    |                               |                   |
|------------------------------------|-------------------------------|-------------------|
| Size<br>A3                         | Document Number<br><b>AG1</b> | Rev<br><b>-1M</b> |
| Date: Wednesday, February 08, 2006 | Sheet 28 of 53                |                   |




# AUDIO OP ~~AMPLIFIER~~





## NEWCARD Connector

Reserve the symbol  
for bottom side  
connector




|                                    |  |  |
|------------------------------------|--|--|
| Title                              |  |  |
| Size                               |  |  |
| Date: Wednesday, February 08, 2006 |  |  |
| Sheet 30 of 53                     |  |  |
| Rev                                |  |  |
| -1                                 |  |  |

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

AG1






## VISHAY FIR/CIR Module

Layout Guide:  
(1) FIR\_3D3V : 30 mils,  
(2) C583, C581 close  
to U32

Place C581  
,C583 near Pin1  
and Pin6



<Variant Name>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**SIO 87381 / FIR**

Size  
A3

Document Number

**AG1**


Rev

**-1**

Date: Wednesday, February 08, 2006

Sheet 32 of 53


# Internal KeyBoard Connector




Keyboard matrix ( from vendor )

|            | US | Eur | Jap | Ohter |
|------------|----|-----|-----|-------|
| MATRIXID0# | 1  | 0   | 1   | 0     |
| MATRIXID1# | 1  | 1   | 0   | 0     |


| PSW_CLR# | Low Active |
|----------|------------|
| 1 - 5 ON |            |
| 2 - 6 ON |            |
| 3 - 7 ON |            |
| 4 - 8 ON |            |




## COVER SWITCH



## TOUCH PAD



## SCROLL KEY



2nd source: 62.40009.341


Planar  
ID(2,1,0)  
SA: 0,0,0  
SB: 0,0,1  
SC, -1/-1m: 0,1,0  
-2: 0,1,1

|                                                                                                                  |                                                 |
|------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|
| <b>緯創資通 Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                                                 |
| <b>KEYBOARD/TOUCHPAD</b>                                                                                         |                                                 |
| Title<br>Size A3<br>Date: Thursday, February 09, 2006                                                            | Document Number<br><b>AG1</b><br>Sheet 33 of 53 |
| Rev<br><b>-2</b>                                                                                                 |                                                 |




7,16,20,26,30,31,32,35,45 PLT\_RST1#  
31,32 GF\_LPC\_LFRAME#  
3 PCLK\_FWH  
15 FWH\_INIT#  
16 EXT\_FWH#

GOLDEN FINGER FOR DEBUG BOARD



Boot Device must have ID[3:0] = 0000  
Has internal pull-down resistors  
All may be left floated  
FPET7 Elec. P3-46


-1 Modify




SPI FLASH ROM  
8M Bits

SOIC 200 Socket P/N:  
Wieson: 62.10076.001  
SPI ROM:  
SST25LF080A: 72.25080.E01  
SST25VF080B : 72.25080.G01  
ST M25P80: 72.25P80.001

TOP VIEW







(BOTTOM VIEW)




**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

## Aux Power



## Run Power




<Variant Name>


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                          |                              |                |
|--------------------------|------------------------------|----------------|
| Title                    |                              |                |
| <b>RUN and AUX POWER</b> |                              |                |
| Size                     | Document Number              | Rev            |
| A3                       | <b>AG1</b>                   | <b>-1M</b>     |
| Date:                    | Wednesday, February 08, 2006 | Sheet 36 of 53 |


CPU\_CORE  
Intersil ISL6262




TPS51124  
1D8V/1D05V




Charger Max8725



TPS51120  
5V/3D3V



Adapter



Place close to phase 1 choke  
If NTC=330Kohm, R10=8.66K

H\_VID[0..6]

40,41,43,48 CPUCORE\_ON  
16 PM DPRSLPVR  
4,15 H DPRSLP#  
3 CLK\_EN#

Switching Frequency=300KHz

When test without cpu,  
R183 & R184 change to 0 ohms  
If VCC\_SENSE and VSS\_SENSE pins have pulled  
resistors to VCC\_CORE\_S0  
==> Remove R183/R184

**PGOOD**  
Power good open-drain output.  
Will be pulled up externally by  
a 680. resistor to VCCP or 1.9k. to 3.3V.


Place close to phase 1 choke


Load Line

OCP>=88A

<Variant Name>

|                                                                                                                  |                               |                  |
|------------------------------------------------------------------------------------------------------------------|-------------------------------|------------------|
| <b>緯創資通 Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                               |                  |
| <b>Title</b><br>CPU Vcore Power_1                                                                                |                               |                  |
| <b>Size</b><br>A3                                                                                                | <b>Document Number</b><br>AG1 | <b>Rev</b><br>-1 |
| <b>Date:</b> Wednesday, February 08, 2006 <b>Sheet</b> 38 <b>of</b> 53                                           |                               |                  |





Iomax=11A  
Qg=9.8nC,  
Rdson=20~25mohm

Iomax=11A  
Qg=9.8nC,  
Rdson=19.6~24mohm

Iomax=11A  
Qg=9.8nC,  
Rdson=20~25mohm

Iomax=11A  
Qg=9.8nC,  
Rdson=19.6~24mohm


$$V_{out} = 1V * (R1 + R2) / R2$$

For TPS51120,  
Vout=5V

1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.






Vout=3.3V

1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.



|          | GND                  | VREF2                 | FLOAT                | V5FILT               |
|----------|----------------------|-----------------------|----------------------|----------------------|
| SKIPSEL  | AUTOSKIP             | AUTOSKIP / FAULTS OFF | PWM                  | PWM                  |
| COMP     | N/A                  | N/A                   | CURRENT MODE         | D-Cap MODE           |
| TONSEL   | 380k/CH1<br>590k/CH2 | 290k/CH1<br>440k/CH2  | 220k/CH1<br>330k/CH2 | 180k/CH1<br>280k/CH2 |
| VFB1     | N/A                  | not use               | ADJ.                 | 5V Fixed Output      |
| VFB2     | N/A                  | not use               | ADJ.                 | 3.3V Fixed Output    |
| EN1, EN2 | Switcher OFF         | not use               | Switcher ON          | Switcher ON          |
| EN3, EN5 | LDO OFF              | not use               | LDO ON               | VREG3 on             |

# 1D05V\_S0/7A OCP>=14A



$$V_{out} = 0.75V \cdot (R1 + R2) / R2$$

$$V_{trip}(mV) = R_{trip}(Kohm) \cdot I_{ocp}(uA)$$

$$I_{ocp} = (V_{trip} / R_{dson}) + ((1 / (2 \cdot L \cdot f)) \cdot ((V_{in} - V_{out}) \cdot V_{out}) / V_{in})$$

|        | GND                  | OPEN                 | V5FILT               |
|--------|----------------------|----------------------|----------------------|
| TONSEL | 230k/CH1<br>283k/CH2 | 283k/CH1<br>346k/CH2 | 346k/CH1<br>423k/CH2 |


<Variant Name>





**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51124 1D8V\_S3/1D05V\_S0**


Size A3 Document Number: **AG1** Rev: **-1**

Date: Wednesday, February 08, 2006 Sheet 41 of 53






## ADAPTER IN CIRCUIT



## MAIN BATTERY CONNECTOR




<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |                              |              |          |
|-------|------------------------------|--------------|----------|
| Title |                              | AD/BATT CONN |          |
| Size  | Document Number              | Rev          |          |
| A3    | AG1                          | -1           |          |
| Date: | Wednesday, February 08, 2006 | Sheet        | 44 of 53 |


PCIE TEST PADS

PCIE TEST POINTS MUST BE WITHIN 250 MILS OF THE ASIC BALL WITH POSITIVE AND NEGATIVE SIGNALS THE SAME DISTANCE



PCIE SIGNALS CONNECT TO ROOT COMPLEX

REFER TO PCI EXPRESS DESIGN GUIDE FOR RECOMMENDED AC COUPLING CAPS PLACEMENT ALONG THE TX INTERCONNECT




M54P: 71.0M54P.A0U  
M56P: 71.0M56P.B0U

VGA THERMAL SENSOR




Place near GPU

IT IS REQUIRED TO DESIGN IN A THERMAL SENSOR TO FACILITATE THERMAL EVALUATION AND TO PROTECT THE ASIC



| MEM_ID0 | MEM_ID1 | MEM_ID2 | MEM_ID3 | MEM  | SIZE   | VENDOR   | CHIPS |
|---------|---------|---------|---------|------|--------|----------|-------|
| 1       | 0       | 1       | 0       | 64M  | 16M*16 | Infineon | x2    |
| 1       | 1       | 1       | 0       | 64M  | 16M*16 | Hynix    | x2    |
| 0       | 1       | 1       | 0       | 128M | 16M*16 | Samsung  | x4    |
| 0       | 0       | 1       | 0       | 256M | 32M*16 | Infineon | x4    |
| 0       | 1       | 0       | 0       | 128M | 16M*16 | Hynix    | x4    |
| 1       | 0       | 0       | 0       | 256M | 32M*16 | Hynix    | x4    |
| 0       | 0       | 0       | 0       | 256M | 32M*16 | Hynix    | x4    |



When no ROM is attached, GPIO[9] is set to 0.  
GPIO[13:12] is used to select the frame buffer aperture size.  
GPIO[13:12] = 00: 128M frame buffer, same as ROM strap 00  
GPIO[13:12] = 01: 256M frame buffer, same as ROM strap 01  
GPIO[13:12] = 10: 64M frame buffer, same as ROM strap 10  
GPIO[13:12] = 11: reserved, same as ROM strap 11




<Variant Name>


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchi, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI M5X-P PCIE 1/4**

Size: A3 Document Number: **AG1** Rev: SD


Date: Wednesday, February 08, 2006 Sheet: 45 of 53





PLACE MVREF DIVIDERS  
AND CAPS CLOSE TO ASIC

Ch-A  
FOR M52P,M54P,M26X  
PIN B25 IS MA12 (BA0)  
PIN C25 IS MA13 (BA1)  
PIN E29 IS MA15 (BA2)  
PIN E27 IS MA14  
FOR M56P  
PIN B25 IS MA14 (BA0)  
PIN C25 IS MA15 (BA1)  
PIN E29 IS MA13 (BA2)  
PIN E27 IS MA12




Ch-B  
FOR M52P,M54P,M26X  
PIN H2 IS MAB12 (BA0)  
PIN H3 IS MAB13 (BA1)  
PIN D5 IS MAB15 (BA2)  
PIN F5 IS MAB14  
FOR M56P  
PIN H2 IS MA14 (BA0)  
PIN H3 IS MA15 (BA1)  
PIN D5 IS MA13 (BA2)  
PIN F5 IS MAB12

MAB12\_14\_50,51  
TP10 TPAD28  
B\_BA0 50,51  
B\_BA1 50,51

50 RASB0# <<< RASB0#  
50,51 RASB1# <<< RASB1#  
50 CASB0# <<< CASB0#  
50,51 CASB1# <<< CASB1#  
50 WEB0# <<< WEB0#  
50,51 WEB1# <<< WEB1#  
50 CSB0\_0# <<< CSB0\_0#  
50,51 CSB1\_0# <<< CSB1\_0#  
50 CKEB0 <<< CKEB0  
50,51 CKEB1 <<< CKEB1


For GDDR2



50 CLKB0 <<< CLKB0  
50 CLKB0# <<< CLKB0#  
51 CLKB1 <<< CLKB1  
51 CLKB1# <<< CLKB1#  
50,51 RDQSB[7..0] <<< RDQSB[7..0]  
50,51 DQMB[7..0] <<< DQMB[7..0]  
50,51 MDB[63..0] <<< MDB[63..0]  
50,51 MAB[11..0] <<< MAB[11..0]  
50,51 WDQSB[7..0] <<< WDQSB[7..0]



<Variant Name>

|                                                                                                                  |                              |                |
|------------------------------------------------------------------------------------------------------------------|------------------------------|----------------|
| <b>緯創資通 Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                              |                |
| Title                                                                                                            |                              |                |
| <b>ATI M5X-P MEM 3/4</b>                                                                                         |                              |                |
| Size                                                                                                             | Document Number              | Rev            |
| A3                                                                                                               | AG1                          | SC             |
| Date:                                                                                                            | Wednesday, February 08, 2006 | Sheet 47 of 53 |





## RESISTOR

| Symbol name | Value    | Tolerance<br>(J: 5%, F: 1%, D: 0.5%, B: 0.1 %) | Rating<br>0402=> 1/16W, 25V<br>0603 => 1/16W, 75V<br>0805 => 1/10W, 100V | Size<br>2=>0402, 3=>0603, 5=>0805,<br>6=>1206, 0=>1210 |
|-------------|----------|------------------------------------------------|--------------------------------------------------------------------------|--------------------------------------------------------|
| 10KR3       | 10K Ohm  | If no letter, it means J: 5%                   | 1/16W, 75V                                                               | 0603                                                   |
| 33D3R5      | 33.3 Ohm | If no letter, it means J: 5%                   | 1/10W, 100V                                                              | 0805                                                   |
| 1KR3F       | 1K Ohm   | F: 1%                                          | 1/16W, 75V                                                               | 0603                                                   |

The naming rule is value + R + size + tolerance  
For the value, it can be read by the number before R. (R means resistor)  
For the tolerance, it can be read from the last letter.  
For the rating, we don't show on the symbol name.  
For the size, R2=>0402, R3=>0603, R5=>0805,.....

## General Guidelines:

- BBN and BBP must ramp up before or at the same time as VDDC but not after.
- VDDC and MVDDC must be ramped up first, followed by PCIE\_VDDR\_12, PCIE\_PVDD12, VDD25, VDDR1 and VDDR3 (and other I/O powers).
- All powers must be ramped up within 5ms of each other (from the ramp of VDDC to 90% of VDDR3).
- VDD25 can be ramped with VDDC or VDDR1 but it cannot be ramped later than VDDR1.
- The power down is the opposite of the power on sequence: VDDR3/VDDR1 -> VDD25 ->VDDC/MVDDC/BBN/BBP.

Due to the level shifter design in the memory I/Os, in order to avoid over-stressing the thin oxide transistors when VDDR1 is powered on but VDDC is not, VDDC must ramp up before VDDR1. Similarly, VDDC must ramp up before VDDR3. The level shifter design is a function of the transistor types used in 90nm technology and of the voltage level support. The drawback of ramping up VDDC before the I/O voltages (such as VDDR1 and VDDR3) is that parasitic P/N junctions are forward biased, thus creating a conduction path. These conduction paths will pump up VDDR1 (from the memory I/Os) and VDDR3 (from the GPIOs).

The real power up sequence will appear as follows:

Figure 2-2. Real Power Up Sequence

As long as MVDDC ramps up with VDDC, the pump voltage on VDDR1 should be all right since the DRAM spec will not be violated.

## CAPACITOR




| Symbol name   | Value | Tolerance<br>(J: +/-5, K: +/-10,<br>M: +/-20, Z: +80/-20) | Rating<br>( X5R / X7R < 80%,<br>Y5V/Y5U/Z5U < 1/3 ) | Size<br>2=>0402, 3=>0603, 5=>0805,<br>6=>1206, 0=>1210 |
|---------------|-------|-----------------------------------------------------------|-----------------------------------------------------|--------------------------------------------------------|
| SCD1U10V2MX-1 | 0.1uF | M/X5R                                                     | 10V                                                 | 0402                                                   |
| SC10U6D3V5MX  | 10uF  | M/X5R                                                     | 6.3V                                                | 0805                                                   |
| SC2D2U16V5ZY  | 2.2uF | Z/Y5V                                                     | 16V                                                 | 0805                                                   |

The naming rule is  
Capacitor type + value + rating + size + tolerance + material  
SCD1U10V2MX-1  
SC=> SMT Ceramic, TC=> POS cap or SP cap  
D1U => 0.1uF  
10V => the voltage rating is 10V  
2=> 0402, 3=>0603, 5=>0805  
M=>tolerance J, K, M, Z  
X=> X7R/X5R, Y=> Y5V  
-1 => symbol version, nonsense to EE characteristic




<Variant Name>

|                          |                              |                                                                               |          |
|--------------------------|------------------------------|-------------------------------------------------------------------------------|----------|
| 緯創資通                     |                              | Wistron Corporation                                                           |          |
|                          |                              | 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |          |
| Title                    |                              |                                                                               |          |
| ATI M5X-P POWER SEQUENCE |                              |                                                                               |          |
| Size                     | Document Number              | Rev                                                                           |          |
| A3                       | AG1                          | SA                                                                            |          |
| Date:                    | Wednesday, February 08, 2006 | Sheet                                                                         | 49 of 53 |


## CHAN B DDR2 84BGA 32MX16 MEMORY



72.55616.C0U IC VRAM HY5PS561621AFP-25 FBGA(16M\*16, 350Mhz) Hynix-128M  
 72.18256.B0U IC VRAM HYB18T256161AFL25 BGA (16M\*16, 350Mhz) Infineon-128M  
 72.18512.A0U IC VRAM HYB18T512161BF-25 BGA (32M\*16, 400Mhz) Infineon-256M







FOR M56P AT DDR2 MEMORY SPEEDS ABOVE 350MHZ  
 MEMORY CONTROL SIGNALS WE,CAS,RAS,CS,CKE,ODT  
 AND MEMORY ADDRESS SIGNALS REQUIRE 55 OHM PULLUP  
 TO A VTT RAIL (50% OF VDDQ)



<Variant Name>


|                                                                                                                            |                 |
|----------------------------------------------------------------------------------------------------------------------------|-----------------|
| <b>緯創資通</b><br><b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |
| Title                                                                                                                      |                 |
| <b>VRAM 1/2</b>                                                                                                            |                 |
| Size                                                                                                                       | Document Number |
| A3                                                                                                                         | AG1             |
| Date: Wednesday, February 08, 2006                                                                                         | Sheet 50 of 53  |

-1 Modify



- 47.50 RASB1# >>> RASB1#
- 47.50 CASB1# >>> CASB1#
- 47.50 WEB1# >>> WEB1#
- 47.50 CSB1\_0# >>> CSB1\_0#
- 47.50 CKEB1 >>> CKEB1
- 47.50 ODTB1 >>> ODTB1
- 47 CLKB1 >>> CLKB1
- 47 CLKB1# >>> CLKB1#
- 47.50 RDQSB[7..0] >>> RDQSB[7..0]
- 47.50 DQMB#[7..0] >>> DQMB#[7..0]
- 47.50 MDB[63..0] >>> MDB[63..0]
- 47.50 MAB[11..0] >>> MAB[11..0]
- 47.50 WDQSB[7..0] >>> WDQSB[7..0]

# FAN5234 FOR VGA\_Core



$$R_{ilim} = (11.2 / I_{ilim}) * ((100 + R_{sense}) / R_{dson})$$

## POWERPLAY:

M56 : 1.2 / 0.95 V  
high (3.3V) = set lower core voltage (e.g. VDDC = 0.95V)  
low (0V) = set higher core voltage (e.g. VDDC = 1.2V)  
High : R35 + R32 set Vout to 0.949875V.  
Low : R33 set Vout to 1.19925V.  
R32 = 10KR2, R33 = 665R3F

M54/M56 : 1.1 / 0.95 V  
High : R35 + R32 set Vout to 0.9503V.  
Low : R11 set Vout to 1.0989V.  
R32 = 5K9R2, R11 = 442R2.

M52 : 0.95V, but don't card it.(1.0V)  
don't mount Q9  
R35 + R31 set Vout to 0.9994V.  
R31 = 4K02R2, R33 = 655R3.

| ATI M5x VGA Core |      |        |           |
|------------------|------|--------|-----------|
| VGA              | Ver. | Normal | PowerPlay |
| M52              | A12  | 1.0    | 0.95/1.0  |
| M54              | A12  | 1.1    | 0.95/0.95 |
|                  |      | 1.2    | 0.95      |
| M56              | B24  | 1.1    | 0.95/0.95 |

<Variant Name>

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title



VGA CORE 1D1V

Size A3 Document Number AG1


Date: Wednesday, February 08, 2006 Sheet 52 of 53

Rev -1

## EMI CAP



TOP SIDE:



BOTTOM SIDE:

