


ZH2 Block Diagram


PA@ PATA
SA@ SATA
MP@ MINI PCI
MC@ MINI CARD
GS@ G-SENSOR
G9@ 5789
G7@ 5787








PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
PCI7412	AD25	REQ0# / GNT0#	INT E/F/G#
MINI PCI	AD19	REQ2# / GNT2#	INT C/D#


Default








Short Stub < 100mils
extract from same point



HOST



+1.05V 1.05V 2,3,4,9,10,13,16,34,36


H_VREF :10 mils/20 mils space


COMPONENTS	P/N
945GM	AJ009450T04




PROJECT : ZH2
Quanta Computer Inc.

Size	Document Number	Rev
	GMCH HOST(1 OF 6)	1A
Date:	Monday, January 02, 2006	Sheet 6 of 38





GMCH Strap pin




- 1.MCH_CFG_5 Low = DMI X2, High=MobIX4
- 2.MCH_CFG_6 DDR : Low =Moby Dick, High= Calistoga (Default)
- 3.MCH_CFG_7 CPU Strap Low=RSVD, High=Mobile CPU
- 4.MCH_CFG_9 PCI Exp Graphics Lane: Low =Reserved,High=Mobility
- 5.MCH_CFG_10 Host PLL VCC Select: Low=Reserved, High=Mobility
- 6.MCH_CFG_11: PSB 4x CLK ENABLE Low=Reserved, High=Calistoga
- 7.MCH_CFG_16 FSB Dynmic ODT: Low=Dynamic ODT Disabled, High=Dynamic ODT Enabled.
- 8.MCH_CFG_18 VCC Select: LOW=1.05V, High=1.5V
- 9.MCH_CFG_19 DMI LANE Reversal: Low=Normal,High=LANES Reversed.
- 10.MCH_CFG_20 PCIE Backward interpoerability mode: Low= only SDVO or PCIE x1 is operational (defaults) ,High=SDVO and PCIE x1 are operation simultaneously via the PEG port.


6/30 change to one channel



PROJECT : ZH2
Quanta Computer Inc.

Size	Document Number	Rev
	GMCH DMI/Vedio(3 OF 6)	1A
Date:	Monday, January 02, 2006	Sheet 8 of 38





U35I		
AC41	VSS_0	VSS_97
AA41	VSS_1	VSS_98
W41	VSS_2	AE34
T41	VSS_3	AE34
P41	VSS_4	AC34
M41	VSS_5	C34
J41	VSS_6	AW33
F41	VSS_7	AV33
AV40	VSS_8	AP33
AF40	VSS_9	AE33
AN40	VSS_10	AB33
AK40	VSS_11	Y33
A140	VSS_12	V33
AH40	VSS_13	T33
AG40	VSS_14	R33
AF40	VSS_15	M33
AE40	VSS_16	H33
B40	VSS_17	G33
AY39	VSS_18	F33
AW39	VSS_19	D33
AV39	VSS_20	B33
AR39	VSS_21	AH32
AN39	VSS_22	AG32
AJ39	VSS_23	AF32
AC39	VSS_24	AE32
AB39	VSS_25	AC32
AA39	VSS_26	AB32
Y39	VSS_27	G32
W39	VSS_28	B32
V39	VSS_29	AY31
T39	VSS_30	AV31
R39	VSS_31	AN31
P39	VSS_32	AJ31
N39	VSS_33	AG31
M39	VSS_34	AB31
L39	VSS_35	Y31
J39	VSS_36	AB30
H39	VSS_37	E30
G39	VSS_38	AT29
F39	VSS_39	AN29
D39	VSS_40	AB29
AT38	VSS_41	T29
AM38	VSS_42	N29
AH38	VSS_43	K29
AG38	VSS_44	H29
AF38	VSS_45	D29
AE38	VSS_46	C29
C38	VSS_47	B29
AK37	VSS_48	A29
AH37	VSS_49	BA28
AB37	VSS_50	AW28
AA37	VSS_51	AU28
Y37	VSS_52	AP28
W37	VSS_53	AM28
V37	VSS_54	AD28
T37	VSS_55	AC28
R37	VSS_56	J16
P37	VSS_57	W28
N37	VSS_58	J28
M37	VSS_59	E28
L37	VSS_60	AP27
J37	VSS_61	AM27
H37	VSS_62	AK27
G37	VSS_63	J27
F37	VSS_64	G27
D37	VSS_65	E27
AY36	VSS_66	C27
AW36	VSS_67	B27
AV36	VSS_68	AN26
AR36	VSS_69	M26
AG36	VSS_70	K26
AF36	VSS_71	E26
AE36	VSS_72	D26
AC36	VSS_73	AK25
C36	VSS_74	P25
B36	VSS_75	H25
BA35	VSS_76	E25
AV35	VSS_77	D25
AR35	VSS_78	A25
AH35	VSS_79	BA24
AB35	VSS_80	AU24
AA35	VSS_81	AL24
Y35	VSS_82	AW23
W35	VSS_83	
V35	VSS_84	
T35	VSS_85	
R35	VSS_86	
P35	VSS_87	
N35	VSS_88	
M35	VSS_89	
L35	VSS_90	
J35	VSS_91	
H35	VSS_92	
G35	VSS_93	
F35	VSS_94	
D35	VSS_95	
AN34	VSS_96	

U35J		
AT23	VSS_180	VSS_273
AN23	VSS_181	D11
AM23	VSS_182	B11
AH23	VSS_183	AV10
AC23	VSS_184	AP10
W23	VSS_185	AL10
K23	VSS_186	AJ10
J23	VSS_187	AG10
F23	VSS_188	AC10
AE33	VSS_189	W10
AA22	VSS_190	U10
K22	VSS_191	BA9
G22	VSS_192	AW9
F22	VSS_193	AR9
E22	VSS_194	AH9
D22	VSS_195	AB9
A22	VSS_196	Y9
BA21	VSS_197	R9
AV21	VSS_198	G9
AR21	VSS_199	E9
AN21	VSS_200	A9
AL21	VSS_201	AG8
AB21	VSS_202	AD8
Y21	VSS_203	AA8
P21	VSS_204	U8
K21	VSS_205	K8
J21	VSS_206	C8
H21	VSS_207	BA7
C21	VSS_208	AV7
AW20	VSS_209	AP7
AR20	VSS_210	AL7
AM20	VSS_211	AJ7
AA20	VSS_212	AH7
K20	VSS_213	AF7
B20	VSS_214	AC7
A20	VSS_215	R7
AN19	VSS_216	G7
AC19	VSS_217	D7
W19	VSS_218	AG6
K19	VSS_219	AD6
G19	VSS_220	AB6
C19	VSS_221	Y6
AH18	VSS_222	U6
K18	VSS_223	N6
H18	VSS_224	K6
D18	VSS_225	H6
A18	VSS_226	B6
AY17	VSS_227	AV5
AR17	VSS_228	AF5
AP17	VSS_229	AD5
AM17	VSS_230	AY4
AK17	VSS_231	AB4
AV16	VSS_232	AP4
AN16	VSS_233	AL4
AL16	VSS_234	AJ4
J16	VSS_235	Y4
F16	VSS_236	U4
C16	VSS_237	R4
AN15	VSS_238	J4
AM15	VSS_239	F4
AK15	VSS_240	C4
N15	VSS_241	AY3
M15	VSS_242	AW3
L15	VSS_243	AV3
B15	VSS_244	AL3
A15	VSS_245	AH3
BA14	VSS_246	AG3
AT14	VSS_247	AF3
AK14	VSS_248	AD3
AD14	VSS_249	AC3
U14	VSS_250	AA3
K14	VSS_251	G3
H14	VSS_252	AT2
E14	VSS_253	AR2
AV13	VSS_254	AP2
AR13	VSS_255	AK2
D25	VSS_256	AD2
AM13	VSS_257	AB2
AL13	VSS_258	Y2
AG13	VSS_259	U2
P13	VSS_260	T2
F13	VSS_261	N2
D13	VSS_262	J2
B13	VSS_263	H2
AY12	VSS_264	F2
AC12	VSS_265	C2
K12	VSS_266	AL1
H12	VSS_267	
E12	VSS_268	
AD11	VSS_269	
AA11	VSS_270	
Y11	VSS_271	
	VSS_272	

Calistoga



PROJECT : ZH2
Quanta Computer Inc.

Size	Document Number	Rev
	GMCH GND(6 OF 6)	1A
Date:	Monday, January 02, 2006	Sheet 11 of 38

The top diagram shows a circuit with a +0.9V supply connected to a series of capacitors labeled C116, C117, C407, C409, C408, C110, C109, C93, C92, and C435. Each capacitor is labeled with '1U-16V'. A dashed blue circle highlights capacitor C435, with an arrow pointing to it from the text '6/22 chagne to 150U 3528 package'. The bottom diagram shows a similar circuit with capacitors C434, C433, C432, C431, C430, C404, C406, C405, C86, and C85, all labeled '1U-16V'.

M A				M B			
M A CK0	R128	56.4		M B BS#0	RN16	1	2 56 4P2R S
M CKE1	R341	56.4		M B A10	3	4	
M CKE2	R363	56.4		M B A0	RN5	1	2 56 4P2R S
M CKE3	R89	56.4		M B A2	3	4	
				M B A1	RN15	1	2 56 4P2R S
M CS#0	R344	56.4		M B A4	RN4	1	2 56 4P2R S
M CS#1	R132	56.4		M B A7	3	4	
M CS#2	R92	56.4		M B A5	RN14	1	2 56 4P2R S
M CS#3	R367	56.4		M B A8	3	4	
				M B A6	RN3	1	2 56 4P2R S
M ODT0	R345	56.4		M B A11	3	4	
M ODT1	R133	56.4		M B A9	RN13	1	2 56 4P2R S
M ODT2	R93	56.4		M B A12	3	4	
M ODT3	R368	56.4		M B BS#1	R90	56.4	
				M B A13	R94	56.4	
				M B BS#2	R364	56.4	
				M B RAS#	R91	56.4	
				M B CAS#	R366	56.4	
				M B WE#	R365	56.4	

The diagram illustrates the DDR2 SO-DIMM socket with two modules, M_A and M_B, connected to the pins. The pins are labeled as follows:

- M_A_DM[0..7] 7
- M_A_DQ[0..63] 7
- M_A_DQS[0..7] 7
- M_A_DQSQ[0..7] 7
- M_A_A[0..13] 7
- M_B_DM[0..7] 7
- M_B_DQ[0..63] 7
- M_B_DQS[0..7] 7
- M_B_DQSQ[0..7] 7
- M_B_A[0..13] 7




DDR2 SO-DIMM SOCKET

[illegible]

Pinout diagram for the QUASAR_CA0224_331N61 component. The diagram shows a 24-pin package with pins numbered 1 to 24. Pins 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, and 23 are labeled 'COMMON PIN' in large blue text. Pins 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, and 24 are labeled with pin numbers and corresponding component values. The diagram includes a 1.8V supply pin at the top, a 150V-4V 3528 package at the bottom left, and a 6/22 chagne to 150V 3528 package at the bottom right. The component is labeled 'QUASAR_CA0224_331N61' at the bottom.

Pin	Component	Pin	Component
1	COMMON PIN	13	COMMON PIN
2	B81	14	A2
3	COMMON PIN	15	B3
4	A82	16	R9
5	COMMON PIN	17	A12
6	B87	18	VSS5
7	COMMON PIN	19	A15
8	A88	20	VSS6
9	COMMON PIN	21	A18
10	B95	22	B21
11	A96	23	COMMON PIN
12	B103	24	A24
13	COMMON PIN		B27
14	A104		VSS10
15	B111		VSS11
16	A112		B33
17	VD10		A34
18	B117		B39
19	VD11		A40
20	VSS3		B41
21	VD12		A42
22	VSS35		B47
23	COMMON PIN		A48
24	VSS36		VSS19
	VSS2		A53
	VSS3		VSS20
	VSS4		VSS21
	VSS5		VSS22
	VSS6		
	VSS7		
	VSS8		
	VSS9		
	VSS10		
	VSS11		
	VSS12		
	VSS13		
	VSS14		
	VSS15		
	VSS16		
	VSS17		
	VSS18		
	VSS19		
	VSS20		
	VSS21		
	VSS22		

RTC



PROJECT : ZH2
Quanta Computer Inc.



MINI CARD PCI-E

5789M

EZ4

EZ4

A1A 8/1 chagne PCI-E signal for different SB use






Sys
Sys
Sys

Bluetooth Module


Mini PCI-E
CCD

25mils/15mils

Place within 500
mils of ICH7




modify D





CKL use 10Kohm

ICH7 Boot BIOS select





	STRAP	GNT5# R1	GNT4# R2
LPC (default)	11	UNSTUFF	UNSTUFF
PCI	10	UNSTUFF	STUFF
SPI	01	STUFF	UNSTUFF





Don't connect to PCI device / Express card



7/4 change 2.2 to 2.2K








Board ID	ID1	ID0	
00			PATA, PCMCIA
01			PATA, NEW
10			SATA, PCMCIA
11			PATA, NEW





PROJECT : ZH2
Quanta Computer Inc.

Size	Document Number	Rev
	ICH7-M GPIO (3 OF 4)	1A
Date:	Monday, January 02, 2006	Sheet 15 of 38








CAMERA MODULE CONNECTOR





PROJECT : ZH2

Quanta Computer Inc.


Size	Document Number	Rev
		1A
LVDS CONNECTOR		
Date:	Monday, January 02, 2006	Sheet 17 of 38





SEL	FUNCTION
LOW	IN_B0
HIGH	IN_B1




PROJECT : ZH2
Quanta Computer Inc.



SEL	CONNECTION
0	Ax to xB1 : LEDx to xLED1
1	Ax to xB2 : LEDx to xLED2







PCI Interface

1394 Interface

Miscellaneous


LATCH/VDD3/VPPD0
CLOCK/VDD1/VCCD0#
DATA/VDD2/VPPD1
RSVD_03/VDD0/VCCD1#/PS_MODE

A1A 7/11 Add avoid ckt




A1A 7/22 add PS_MODE to define switch power
Hi : serial
Lo: parallel






REV:B MODIFY



PROJECT : ZH2
Quanta Computer Inc.






Size	Document Number	Rev
	PCI7412-IEEE1394	1A
Date:	Monday, January 02, 2006	Sheet 21 of 38










TOP

BOT





PROJECT : ZH2
Quanta Computer Inc.



Size	Document Number	Rev
	NEW CARD &HOLE	C
Date:	Monday, January 02, 2006	Sheet 24 of 38




CODEC (ALC883)





Tied at one point only under the
codec or near the codec



Option of External Volume Control or Standby Mode/De-Pop




LINE IN



MDC

For MDC Module

A1A 7/20 change
+3V_S5 to
+3VSUS





PROJECT : ZH2


Quanta Computer Inc.

Size	Document Number	Rev
	REALTEK ALC883 & MDC	1A
Date:	Monday, January 02, 2006	Sheet 26 of 38


GAIN1	SPKR MODE	HP MODE
0	10.5	3
1	9	0




AUDIO BOARD





SPEAKER CONNECTOR




SPKR




MIC





SIO





8/29 change trace to 30 mil








FOR CH7312 HDCP USE







PROJECT : ZH2
Quanta Computer Inc.

Size	Document Number	Rev
	CH7307	1A
Date:	Monday, January 02, 2006	Sheet 31 of 38







[illegible][illegible]