

ZC3 BLOCK DIAGRAM

AMD K8/RX485/SB460 REV:B

BOM
VRAM@ ->(Samsung, Infineon, Hynix)
UC@ ->(ATMEL, SST)
MEMID@ ->(Samsung, Infineon, Hynix)
2@ ->Add second source

SYSTEM POWER
MAX1999

Page 44

CPU CORE(MAX8774)

Page 41

+1.2V/+1.5V/+2.5V

Page 42

+1.8V / VGA_CORE

Page 43,46

DISCHARGE CIRCUIT

Page 44

Clock GEN

ICS951462

Page 2

HOST 133/166MHz

PCIE 100MHz

VGA 96MHz

USB 48MHz

PCI 33MHz

REF 14MHz

R,G,B

CRT port

Page 26

LCD

LCD CONN

Page 25

TV-OUT

S-VIDEO

Page 25

TMDS

HDMI

Page 34

PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts	CLOCK
TI 7412	AD25	REQ0# / GNT0#	INTE# , F# , G#	PCICLK2
BCM5788M	AD20	REQ2# / GNT2#	INT#	PCICLK5

CPU THERMAL
SENSOR
Page 13

AMD S1
Turion 64

(638 S1g1 socket)

Page 3,4,5,6

DDR II
533,667MHz

DDR II-SODIMM1

Page 7,8

DDR II-SODIMM2

Page 7,8

HyperTransport I/O BUS
LINK 16X16

NORTH BRIDGE
RX485

465 FCBGA

Page 9,10,11,12

PCIE 16X

ATI
M56-P

Page 18,19,20,21,22,24

VRAM X4
(GDDR3 500MHZ)

Page 23

2X PCI-E 0,1

1X PCI-E 3

1X PCI-E 2

USB 2.0 * 1(USB5)

USB 2.0 * 4(USB0 ~ 3)

USB 2.0 * 1(USB6)

USB 2.0 * 1(USB7)

Primary IDE
HDD

Page 35

SATA

Media bay
CDROM

Page 35

ATA 66/100

A-LINK

SOUTH BRIDGE
SB460

549 BGA

Page 14,15,16,17

PCI/33MHz

Azalia

AUDIO CODEC
ALC883

Page 36

MDC1.5
MODEM

Page 36

CARDBUS/1394/Card reader
TI 7412

Page 30,31

Giga LAN
Broadcom
BCM5788MG

Page 27

HP AMP

Page 37

SPK AMP

Page 37

RJ11

Page 45

PCMCIA

Page 31

1394

Page 30

6 in 1
Cardreader

Page 31

RJ45

Page 28

EZ4 Docking
Connector

PCIE1~2 , Lan
Ser & Par Port
PS2 , VGA, DVI
SPDIF, SM BUS

Page 32

PCI-Express X 2

TV out / CRT

Switch
Page 25,26

Audio

Switch
Page 37

DVI

Switch
Page 34

10/100/1G

Switch
Page 28

SUPER I/O
PC87383

Page 38

Embedded Controller
NS 551

Page 39

FIR

Page 38

BIOS

Page 39

Keyboard

Page 40

Touchpad

Page 40

SWITCH & LED

Page 40

FAN

Page 13





USB0: M/B IO
USB1: M/B IO
USB2: D/B IO
USB3: D/B IO
USB4:
USB5: NEW CARD
USB6: BLUETOOTH
USB7: CAMERA



PROJECT : ZC3
Quanta Computer Inc.



- 1- PLACE ALL SERIAL TERMINATION RESISTORS CLOSE TO U800
- 2- PUT DECOUPLING CAPS CLOSE TO Clock Gen.POWER PIN




EXT CLK FREQUENCY SELECT TABLE(MHZ)


FS2	FS1	FS0	CPU	SRCCLK [2:1]	HTT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal ATHLON64 operation

Check AMD clock

D3A:remove R820 , docking side already pull low 10K



C3A:pull up to +3V



SBSRCLK ->SB PCIE CLK
SBLINK_CLKP ->NB A-Link clock
NBSRC_CLKP ->NB PCI-E graphic clock



PROCESSOR HYPERTRANSPORT INTERFACE


VLDT_Ax AND VLDT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE

VLDT_RUN U43A


D4 VLDT_A3
D3 VLDT_A2
D2 VLDT_A1
D1 VLDT_A0

VLDT_B3
VLDT_B2
VLDT_B1
VLDT_B0

C495
4.7U/6.3V_6



Athlon 64 S1
Processor Socket



LAYOUT: Place bypass cap on topside of board





NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS
PLACE CLOSE TO VLDT0 POWER PINS



PROJECT : ZC3
Quanta Computer Inc.

Size	Document Number	Rev
	ATHLON64 HT I/F	1A
Date:	Thursday, June 08, 2006	Sheet 3 of 46



DDR: DATA
Athlon 64 S1
Processor Socket

M_B DQ[0..63]

M_B DQ0
M_B DQ1
M_B DQ2
M_B DQ3
M_B DQ4
M_B DQ5
M_B DQ6
M_B DQ7
M_B DQ8
M_B DQ9
M_B DQ10
M_B DQ11
M_B DQ12
M_B DQ13
M_B DQ14
M_B DQ15
M_B DQ16
M_B DQ17
M_B DQ18
M_B DQ19
M_B DQ20
M_B DQ21
M_B DQ22
M_B DQ23
M_B DQ24
M_B DQ25
M_B DQ26
M_B DQ27
M_B DQ28
M_B DQ29
M_B DQ30
M_B DQ31
M_B DQ32
M_B DQ33
M_B DQ34
M_B DQ35
M_B DQ36
M_B DQ37
M_B DQ38
M_B DQ39
M_B DQ40
M_B DQ41
M_B DQ42
M_B DQ43
M_B DQ44
M_B DQ45
M_B DQ46
M_B DQ47
M_B DQ48
M_B DQ49
M_B DQ50
M_B DQ51
M_B DQ52
M_B DQ53
M_B DQ54
M_B DQ55
M_B DQ56
M_B DQ57
M_B DQ58
M_B DQ59
M_B DQ60
M_B DQ61
M_B DQ62
M_B DQ63

M_A DQ[0..63]

MA_DQ0
MA_DQ1
MA_DQ2
MA_DQ3
MA_DQ4
MA_DQ5
MA_DQ6
MA_DQ7
MA_DQ8
MA_DQ9
MA_DQ10
MA_DQ11
MA_DQ12
MA_DQ13
MA_DQ14
MA_DQ15
MA_DQ16
MA_DQ17
MA_DQ18
MA_DQ19
MA_DQ20
MA_DQ21
MA_DQ22
MA_DQ23
MA_DQ24
MA_DQ25
MA_DQ26
MA_DQ27
MA_DQ28
MA_DQ29
MA_DQ30
MA_DQ31
MA_DQ32
MA_DQ33
MA_DQ34
MA_DQ35
MA_DQ36
MA_DQ37
MA_DQ38
MA_DQ39
MA_DQ40
MA_DQ41
MA_DQ42
MA_DQ43
MA_DQ44
MA_DQ45
MA_DQ46
MA_DQ47
MA_DQ48
MA_DQ49
MA_DQ50
MA_DQ51
MA_DQ52
MA_DQ53
MA_DQ54
MA_DQ55
MA_DQ56
MA_DQ57
MA_DQ58
MA_DQ59
MA_DQ60
MA_DQ61
MA_DQ62
MA_DQ63

M_B DQS[0..7]

M_B DQS0
M_B DQS1
M_B DQS2
M_B DQS3
M_B DQS4
M_B DQS5
M_B DQS6
M_B DQS7

M_A DQS[0..7]

MA_DQS0
MA_DQS1
MA_DQS2
MA_DQS3
MA_DQS4
MA_DQS5
MA_DQS6
MA_DQS7

LAYOUT: ROUTE VDDA TRACE APPROX. 50 mils WIDE (USE 2x25 mil TRACES TO EXIT BALL FIELD) AND 500 mils LONG.

50 mil

33 ohm (3000mA)

+2.5V

CPU VDDA RUN

L29 BLM18PG330SN1D

C336 4.7uF 6.3V_6

C351 22uF 6V

C345 3300pF 25V

C89 100uF 6.3V_3528

A1A: Change from 3900pf to 3300pf








Diagram illustrating the PS1# input signal. The circuit shows a pull-up network connected to the PS1# signal line. The pull-up network consists of two parallel branches, each containing a resistor (R806 and R807) connected to a voltage source (+1.0VSUS and +3V). The PS1# signal line is shown as a red line with an arrow pointing right, labeled PS1#.






	R597	R598	R599	R600	R601	R602	R603	R604	R605	R606	R607	R608	R609	R610	R611	R612	R613	R614	R615	R616	R617	R618	R619	R620	R621	R622	R623	R624	R625	R626	R627	R628	R629	R630	R631	R632	R633	R634	R635	R636	R637	R638	R639	R640	R641	R642	R643	R644	R645	R646	R647	R648	R649	R650	R651	R652	R653	R654	R655	R656	R657	R658	R659	R660	R661	R662	R663	R664	R665	R666	R667	R668	R669	R670	R671	R672	R673	R674	R675	R676	R677	R678	R679	R680	R681	R682	R683	R684	R685	R686	R687	R688	R689	R690	R691	R692	R693	R694	R695	R696	R697	R698	R699	R700	R701	R702	R703	R704	R705	R706	R707	R708	R709	R710	R711	R712	R713	R714	R715	R716	R717	R718	R719	R720	R721	R722	R723	R724	R725	R726	R727	R728	R729	R730	R731	R732	R733	R734	R735	R736	R737	R738	R739	R740	R741	R742	R743	R744	R745	R746	R747	R748	R749	R750	R751	R752	R753	R754	R755	R756	R757	R758	R759	R760	R761	R762	R763	R764	R765	R766	R767	R768	R769	R770	R771	R772	R773	R774	R775	R776	R777	R778	R779	R780	R781	R782	R783	R784	R785	R786	R787	R788	R789	R790	R791	R792	R793	R794	R795	R796	R797	R798	R799	R800	R801	R802	R803	R804	R805	R806	R807	R808	R809	R810	R811	R812	R813	R814	R815	R816	R817	R818	R819	R820	R821	R822	R823	R824	R825	R826	R827	R828	R829	R830	R831	R832	R833	R834	R835	R836	R837	R838	R839	R840	R841	R842	R843	R844	R845	R846	R847	R848	R849	R850	R851	R852	R853	R854	R855	R856	R857	R858	R859	R860	R861	R862	R863	R864	R865	R866	R867	R868	R869	R870	R871	R872	R873	R874	R875	R876	R877	R878	R879	R880	R881	R882	R883	R884	R885	R886	R887	R888	R889	R890	R891	R892	R893	R894	R895	R896	R897	R898	R899	R900	R901	R902	R903	R904	R905	R906	R907	R908	R909	R910	R911	R912	R913	R914	R915	R916	R917	R918	R919	R920	R921	R922	R923	R924	R925	R926	R927	R928	R929	R930	R931	R932	R933	R934	R935	R936	R937	R938	R939	R940	R941	R942	R943	R944	R945	R946	R947	R948	R949	R950	R951	R952	R953	R954	R955	R956	R957	R958	R959	R960	R961	R962	R963	R964	R965	R966	R967	R968	R969	R970	R971	R972	R973	R974	R975	R976	R977	R978	R979	R980	R981	R982	R983	R984	R985	R986	R987	R988	R989	R990	R991	R992	R993	R994	R995	R996	R997	R998	R999
CPU TEST27 SINGLECHAIN	R597	R598	R599	R600	R601	R602	R603	R604	R605	R606	R607	R608	R609	R610	R611	R612	R613	R614	R615	R616	R617	R618	R619	R620	R621	R622	R623	R624	R625	R626	R627	R628	R629	R630	R631	R632	R633	R634	R635	R636	R637	R638	R639	R640	R641	R642	R643	R6																																																																																																																																																																																																																																																																																																																																																																			




IF no use which Net
need pull-up or down

NOTE: HDT TERMINATION IS REQUIRED FOR REV. Ax SILICON ONLY.







BOTTOMSIDE DECOUPLING



DECOUPLING BETWEEN PROCESSOR AND DIMMs PLACE CLOSE TO PROCESSOR AS POSSIBLE




PROCESSOR POWER AND GROUND



PROJECT : ZC3
Quanta Computer Inc.




VTT is decoupled to VDDIO,VTT is decoupled to VSS





decoupling capacitors from VTT (+0.9V_VTER) to VDDIO (+1.8VSUS). Which is (1) decoupling capacitor for every (4) signals terminated to VTT






AlA:Change RTT termination from 56 to 47 ohm



PROJECT : ZC3
Quanta Computer Inc.










PCI-E graphic clock
A-Link clock

LOAD_ROM#: LOAD ROM STRAP ENABLE
High, LOAD ROM STRAP DISABLE
Low, LOAD ROM STRAP ENABLE




	RS485	RS690
OSCOUT(A11)	OSCOUT	PLLVDD12
DVO_D0(AD14)	DVO_D0	GPP_TX4P
DVO_D1(AD15)	DVO_D1	GPP_TX4N
DVO_D3(AD16)	DVO_D3	GPP_RX4P
DVO_D4(AE16)	DVO_D4	GPP_RX4N
DVO_D7(AE19)	DVO_D7	GPP_TX5N
DVO_D8(AD19)	DVO_D8	GPP_TX5P
DVO_D9(AE20)	DVO_D9	GPP_RX5N
DVO_D10(AD20)	DVO_D10	GPP_RX5P


SUGGEST REMOVE L11 BEAD-SAME AS CPU
1.2 PLAN FSB UNDER THIS PLAN



NB RS485 POWER STATES						
Power	Signal	S0	S1	S3	S4/S5	G3
VDDHT		ON	ON	OFF	OFF	OFF
VDDR		ON	ON	OFF	OFF	OFF
VDD18		ON	ON	OFF	OFF	OFF
VDDC		ON	ON	OFF	OFF	OFF
VDDA18		ON	ON	OFF	OFF	OFF
VDDA12		ON	ON	OFF	OFF	OFF
AVDD		ON	ON	OFF	OFF	OFF
AVDDDI		ON	ON	OFF	OFF	OFF
PLLVD		ON	ON	OFF	OFF	OFF
HTPVDD		ON	ON	OFF	OFF	OFF
VDDR3		ON	ON	OFF	OFF	OFF
LPVDD		ON	ON	OFF	OFF	OFF
LVDDR18D		ON	ON	OFF	OFF	OFF
LVDDR18A		ON	ON	OFF	OFF	OFF



SB-2





USB power use S3 power, But Over current signal datasheet is S5 only, But ATI FAE say use S3 is ok

Board ID	ID1	ID0	Normal
00	0	0	Normal
01			
10			
11			




PROJECT : ZC3
Quanta Computer Inc.

Size	Document Number	Rev
Custorn	SB460M ACPI/GPIO/USB/AC97	1A
Date:	Thursday, June 08, 2006	Sheet 15 of 46




SB-3

Edison-11/01--Change to SB460



REQUIRED STRAPS


				PCLK_MINI	PCLK_591
PULL HIGH	AC_SDOUT	RTC_CLK	PCI_CLK4	PCI_CLK6	PCI_CLK0 PCI_CLK1
	USE DEBUG STRAPS DEFAULT	INTERNAL RTC DEFAULT	USE INT. PLL48	CPU IF=K8 DEFAULT	ROM TYPE: H, H = PCI ROM H, L = LPC TYPE I ROM L, H = LPC TYPE II ROM L, L = FWH ROM NOTE: FOR SB460, PCICLK[8:7] ARE CONNECTED TO SUBSTRATE BALLS PCICLK[1:0]
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC	USE EXT. 48MHZ DEFAULT	CPU IF=P4	DEFAULT



A1A:USB PHY POWERDOWN DISABLE

PULL HIGH	AUTO_ON#	SB_SPDIF_OUT	PCLK_PCM	PCLK_SIO	PCLK_LAN	LFRAME#
	ACPWRON DEFAULT	SPDIF_OUT SIO 24MHz	PCI_CLK2 XTAL MODE NOT SUPPORTED	PCI_CLK3 USB PHY POWERDOWN DISABLE DEFAULT	PCI_CLK5 PCIE_CM_SET LOW DEFAULT	LFRAME# ENABLE THERMTRIP# DEFAULT
PULL LOW	AUTO PWR ON	SIO 48MHz DEFAULT	48MHZ OSC MODE DEFAULT	USB PHY POWERDOWN ENABLE	PCIE_CM_SET HIGH	DISABLE THERMTRIP#

BIOS ENABLE AFTER STARTUP



DEBUG STRAPS

	PDDACK#	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	Reserved	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved
PULL LOW	USE SHORT RESET		USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	

SB460 only SB600 only




PROJECT : ZC3
Quanta Computer Inc.

Size Custom	Document Number SB460M STRAPS	Rev 1A
Date: Thursday, June 08, 2006	Sheet 17 of 46	


SB-4

PCIE TEST PADS
PCIE TEST POINTS MUST BE WITHIN 250 MILS
OF THE ASIC BALL WITH POSITIVE AND NEGATIVE
SIGNALS THE SAME DISTANCE

10 PEG_RXP[15:0]
10 PEG_RXN[15:0]
10 PEG_TXP[15:0]
10 PEG_TXN[15:0]



A1A:PCI-E 16X LAN are Swap



PROJECT : ZC3
Quanta Computer Inc.

Size	Document Number	Rev
	M56P 1 OF 7	1A
Date:	Thursday, June 08, 2006	Sheet 18 of 46

MEMORY CLOCK SPREAD SPECTRUM

ANY UNUSED GPIO CAN OPTIONALLY BE MEMORY TYPE CONFIG STRAPS

For HDMI use

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

A1A:Change memory type straps to DVPDATA[3:0]

U388

PART 2 OF 7

VIDEO & MULTIMEDIA

VIDEO & MULTIMEDIA

VIDEO & MULTIMEDIA

VIDEO & MULTIMEDIA

VIDEO & MULTIMEDIA

VIDEO & MULTIMEDIA

VIDEO & MULTIMEDIA

VIDEO & MULTIMEDIA

VIDEO & MULTIMEDIA

VIDEO & MULTIMEDIA

VIDEO & MULTIMEDIA

VIDEO & MULTIMEDIA

VIDEO & MULTIMEDIA



VIDEO & MULTIMEDIA

VIDEO & MULTIMEDIA

VIDEO & MULTIMEDIA


VIDEO & MULTIMEDIA

VIDEO & MULTIMEDIA




A1A:Change R81,R91 to 10K to resolve Battery can't learning issue

PROJECT : ZC3
Quanta Computer Inc.




U38F
Part 6 of 7



RV410 MEMORY CHANNELS A and B


Channel A



Place VRAM_REF0, VRAM_REF1 parts closed M56

Reference voltage per channel (memory data/strobe)
MVRFD_0[0:1] (0.7 * VDDR1) (for GDDR3)
MVRFS_0[0:1] (0.7 * VDDR1) (for GDDR3)

Channel B





Reference voltage per channel (memory data/strobe)
MVRFD_1[0:1] (0.7 * VDDR1) (for GDDR3)
MVRFS_1[0:1] (0.7 * VDDR1) (for GDDR3)



PROJECT : ZC3
Quanta Computer Inc.

512 Mbit GDDRIII Channels A and B Rank 1







M56-P Strap

STRAPS	PIN	DESCRIPTION OF RECOMMENDED SETTING	RECOMMENDED
STRAP_B_PTX_PWRS_ENB	GPIO0	TRANSMITTER POWER SAVINGS ENABLE - FULL TX OUTPUT SWING	INSTALL 10K RESISTOR
STRAP_B_PTX_DEEMPH_EN	GPIO1	TRANSMITTER DE-EMPHASIS ENABLE FOR M56x,M50P: INSTALL WITH ATT R8450,R8450D,RX450, RC410,R8452 CHIPSETS DO NOT INSTALL WITH INTEL 915PM CHIPSET FOR M5X - INSTALL	TBD
RSVD	GPIO(3:2)	NO ATI FEATURE ENABLED	DO NOT INSTALL 10K RESISTORS
REVERSE LANES DEBUG ACCESS	GPIO4	NO DEBUG ACCESS (M52P,M54P,M56P)	DO NOT INSTALL 10K RESISTOR
STRAP_FORCE_COMPLIANCE RSVD	GPIO5	sets the desired PCIE PLL bandwidth for M5x parts	DO NOT INSTALL 10K RESISTOR
COMMON MODE RANGE	GPIO6	NO ATI FEATURE ENABLED (M52P,M54P,M56P)	DO NOT INSTALL 10K RESISTOR
DEBUG ACCESS FORCE_COMPLIANCE	GPIO8	DON'T FORCE COMPLIANCE STATE (M52P,M54P,M56P)	DO NOT INSTALL 10K RESISTOR
ROMIDCFG(3:0) MEMORY APERTURE SIZE	GPIO(9:13:11)	IF NO ROM GPIO11(M26X) AND GPIO12:13(M52,M54,M56) SET MEMORY APERTURE SIZE 000x - No ROM, MEM_AP_SIZE=0(128MB) 001x - No ROM, MEM_AP_SIZE=01(256MB) 010x - No Rom, MEM_AP_SIZE=10(512MB) 011x - No ROM, MEM_AP_SIZE=11(Reserved) 1000 - Parallel ROM, chip IDs from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDs from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDs from ROM 1011 - Serial M25P10 ROM (ST), chip IDs from ROM 1100 - Serial M25P05 ROM (ST), chip IDs from ROM 1100 - Serial NX25F011B ROM (ISSI), chip IDs from ROM	A1A:change ROMIDCFG(3:0) to 0010
VIP_DEVICE	VSYNC	Indicates if any slave VIP host devices drove this pin low during reset. 0- Slave VIP host port device present, 1-No slave VIP port devices reporting presence during reset	No default
NO STRAP FUNCTION	H2SYNC, V2SYNC,GENERICC	ATI FEATURE NOT ENABLED (M52P,M54P,M56P)	DO NOT INSTALL 10K RESISTOR
	VSYNC	RSVD	
	H2SYNC	RSVD	
	PCIE_TEST	RSVD	

Board Straps		REV. 0.3	
STRAPS	PIN	DESCRIPTION	VALUE
MEMTYPE(1:0)	DVPDATA(1:0)	MEMORY TYPE AND SIZE SELECT->DVPDATA(1:0) 00 - Samsung GDDR 3 memory(512Mb) 136 Ball BGA package 01 - Infineon GDDR 3 memory(512Mb) 136 Ball BGA package 10 - Hynix GDDR 3 memory(512Mb) 136 Ball BGA package 11 - Reserved	00
DC_Strap1	GPIO(10)	Internal TMD5 Enabled 0 - Disabled 1 - Enabled	1
DC_Strap2	LCDDATA(13)	Video Capture Enabled 0 - Disabled 1 - Enabled	1
DC_Strap3	LCDDATA(14)	HDTV out detect 0 - Detected 1 - Not detected	1
DC_Strap4, DEMUX_SEL	LCDDATA(15,19)	Video capture enable 00 - DAC2 Off 01 - DAC2 On as CRT 10 - DAC2 On as TVOUT 11 - DAC2 On as TVOUT and CRT	10
PAL/NTSC	LCDDATA(18)	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)	1




S-VIDEO




TV Out (SVHS) MiniDIN 7-pin


A1A:Change R1,R3,R6 to 150 ohm for TV can't detect issue





A1A:Change to SN74CBT3257PWR (Vin 5V)




A1A:Change R397 from 100K to 1K for boot white screen issue





CAMERA MODULE CONNECTOR



C3A:
change EMI FILTER to CL-2M2012-900JT for EMI request








A1A:Change to SN74CBT3257PWR (Vin 5V)

SEL	FUNCTION
LOW	IN_B0
HIGH	IN_B1

System Auto Detect External CRT Device

	R7059	R7058	R27
Enable	Not stuffed	Stuffed	Stuffed
Disable (Default)	Stuffed	Not stuffed	Stuffed



PROJECT : ZC3
Quanta Computer Inc.

```
LAN
BCM5787MKFBG :
AD20 REQ2#
GNT2# INTF#
```





Figure 10 shows four circuit diagrams for LAN pin connections:


- LAN_3V:** A voltage divider circuit with resistors R757 (0.4 ohms) and R761 (0.4 ohms) connected to a 3V source.
- LAN_3V_3:** A series of capacitors (C1055, C649, C684, C1056, C690, C984, C660, C1038) connected to a 3V source.
- LAN_3V_4:** A series of capacitors (C697, C1017, C646, C1065) connected to a 3V source.
- LAN_3V_5:** A series of capacitors (C691, C1046, C689, C1007, C658) connected to a 3V source.

The diagrams also show connections to AVDD_LAN, AVDDL_LAN, and various LAN pins (C670, C667, C991, C856, C652, C669, C692, C651, C650, C654, C1025, C1016, C1029, C677, C674, C682).

		PROJECT : ZC3 Quanta Computer Inc.	
Size	Document Number BCM5768MUG LAN	Rev	1A
Date:	Thursday, June 08, 2006	Sheet	27 of 46




A1A:Change RJ45 CONN to C100A2-108A4L
A1A:Change RJ45 TX,RX pin define




A1A:Add diode for 10/100M
& 1000M led control

LED1	A1(+)	A2(-)	ACT (Tx/Rx)	YELLOW BLINKING
LED2	B1(+)	B2(-)	LINK 10/100/1000	GREEN



D3A:change transformer to meet IEEE test, update to ???????????




BOM

		P/N
吊漢	GST5009 LF	DBKN1NLAN03
蕭漢	HPL-5001-3	DB0ZB1LAN12

Debug card interface

BOT contact




C3A:remove PCI debug conn


*AF:800-N2G12_DEBUG

B1A:These signals of reserve have be used by wireless module of Foxconn BG. These signals impact LPC, I remove signal line in order to solve the WLAN issue.

Reserved for debug only




B1A: Stuff R243 for debug




Pull up to +3V_S5 on ICH7



BLUETOOTH MODULE CONNECTOR





A1A:In adapter mode, should be powered during S0-S5.
In battery only mode, should be powered during S0 and S3, and not powered during S5




MB USB PORT (REAR)


A1A:Change CN3 pin 4 to +5V_S5





MB USB PORT (RIGHT)



PROJECT : ZC3
Quanta Computer Inc.











PROJECT : ZC3
Quanta Computer Inc.

+NEW 1.5V Max. 650mA, Average 500mA.
+NEW_3V Max. 1300mA, Average 1000mA.





A1A:Change New card power sw to Oz27c10

A1A:Change New card to small type(130832-1)
Reverse




B2A:update footprint to h-c236d146p2

B2A:update footprint to H-C236D146I186P2



B2A:MB-IR-SUP-BKT-ZC1




PROJECT : ZC3
Quanta Computer Inc.



Size	Document Number	Rev
	NEW CARD &HOLE	1A
Date:	Thursday, June 08, 2006	Sheet 33 of 46




SATA HDD



From SB



Media Bay Connector



BAY ID STATUS




RBAYID0/ LBAYID0	RBAYID1/ LBAYID1	STATUS
0	0	FDD
0	1	HDD
1	0	CD/DVD



PROJECT : ZC3
Quanta Computer Inc.


B2A: for audio noise
del
L55,C657,C661,C1063,C675,C679,C1064
stuff U29,R414,R423,R425,C664

Option of External Volume
Control or Standby
Mode/De-Pop



D3A:remove R791

For MDC Module




TO Headphone AMP

TO SPEAKER AMP

ALC883

System MIC Docking MIC INT MIC




Sense A	5.1k	1%	Front out (pin35.36)
Sense A	10k	1%	Line1 (pin23.24)
Sense A	20k	1%	Mic1 (pin21.22)
Sense A	39.2k	1%	Surr out (pin39.41)
Sense B	5.1k	1%	Side out (pin45.46)
Sense B	10k	1%	Sen/Lfe out (pin43.44)
Sense B	20k	1%	Mic2 (pin16.17)
Sense B	39.2k	1%	Line2 (pin14.15)

Change from 1uF to 4.7uF to meet vista performance requirement

C3A:change 0 to 4.7k to avoid noise




Headphone Amplifier








D3A:change form BLM11A601S to BLM18PG181SN1D




Size	Document Number	Rev
Custom	ALC883 & MDC & HP AMP	1A
Date:	Thursday, June 08, 2006	Sheet 36 of 46








B2A: Stuff PR40 for CPU PWRGD







PROJECT : ZC3
Quanta Computer Inc.






PROJECT : ZC3
Quanta Computer Inc.

Size	Document Number	Rev
Custom	1.8V&DDRII	1A
Date:	Thursday, June 08, 2006	Sheet 43 of 46





C3A:change to 15 ohm for 541



AlA:Change PJ1 footprint to 4 pin

D3A:change from BCPL1040218 to BCSBM104219 (EOL issue)





 PROJECT : ZC3
Quanta Computer Inc.