



Olan (TM15") Block Diagram

Project code: 91.4Z701.001
PCB P/N : 48.4Z701.0SA
REVISION : 07249-SA








緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
		1				
		2				
		3				
		4				
		5				
		6				
		7				
		8				
		9				
		10				
		11				
		12				
		13				
		14				
		15				
		16				
		17				
		18				
		19				
		20				
		21				
		22				
		23				
		24				
		25				
		26				
		27				
		28				
		29				
		30				
		31				
		32				
		33				
		34				
		35				
		36				
		37				
		38				
		39				
		40				
		41				
		42				
		43				
		44				
		45				
		46				
		47				
		48				




1109




SEL_SATA REF1	1	100 MHz non-spreading differential SRC clock
	0*	100 MHz spreading differential SRC clock
SEL_HTT66 REF0	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock

* default


CPU_CLK(200MHz)



3000mA.800ohm



ICS9LPRS480AKLFT-GP
71.09480.003 2nd = 71.08628.003



OSC_14M_NB
RS780M 1.1V 158R/90.9F

Due to PLL issue on current clock chip, the SBlink clock need to come from SRC clocks for RS740 and RS780. Future clock chip revision will fix this.

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

CL=20pF±0.2pF

CLKREQ# Internal pull high

NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SINGLE END) NC	100M DIFF	100M DIFF
HT_REFCLKN	100M DIFF	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	NC	100M DIFF	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF

* RS780 can be used as clock buffer to output two PCIe reference clocks
By default, chip will configured as input mode, BIOS can program it to output mode.

DIS

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title

CLKGEN_ICS9LPRS473

Size A3


Document Number

Olan


Rev SA

Date: Monday, November 19, 2007



Sheet 3 of 57



State	Specification	Notes	ZM200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
S0.C0.P2	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1300 MHz
	TDP	3	TBD
S0.C0.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
S0.C0.P4	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P5	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
S0.C0.P6	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
S0.C0.P7	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V




SKT-CPU638P-GP-U
62.10055.111
2ND = 62.10040.471
SKT-BGA638H176



SKT-CPU638P-GP-U

CLOSE TO CPU



8	MEM_MA_DATA0	
8	MEM_MA_DATA1	
8	MEM_MA_DATA2	
8	MEM_MA_DATA3	
8	MEM_MA_DATA4	
8	MEM_MA_DATA5	
8	MEM_MA_DATA6	
8	MEM_MA_DATA7	
8	MEM_MA_DATA8	
8	MEM_MA_DATA9	
8	MEM_MA_DATA10	
8	MEM_MA_DATA11	
8	MEM_MA_DATA12	
8	MEM_MA_DATA13	
8	MEM_MA_DATA14	
8	MEM_MA_DATA15	
8	MEM_MA_DATA16	
8	MEM_MA_DATA17	
8	MEM_MA_DATA18	
8	MEM_MA_DATA19	
8	MEM_MA_DATA20	
8	MEM_MA_DATA21	
8	MEM_MA_DATA22	
8	MEM_MA_DATA23	
8	MEM_MA_DATA24	
8	MEM_MA_DATA25	
8	MEM_MA_DATA26	
8	MEM_MA_DATA27	
8	MEM_MA_DATA28	
8	MEM_MA_DATA29	
8	MEM_MA_DATA30	
8	MEM_MA_DATA31	
8	MEM_MA_DATA32	
8	MEM_MA_DATA33	
8	MEM_MA_DATA34	
8	MEM_MA_DATA35	
8	MEM_MA_DATA36	
8	MEM_MA_DATA37	
8	MEM_MA_DATA38	
8	MEM_MA_DATA39	
8	MEM_MA_DATA40	
8	MEM_MA_DATA41	
8	MEM_MA_DATA42	
8	MEM_MA_DATA43	
8	MEM_MA_DATA44	
8	MEM_MA_DATA45	
8	MEM_MA_DATA46	
8	MEM_MA_DATA47	
8	MEM_MA_DATA48	
8	MEM_MA_DATA49	
8	MEM_MA_DATA50	
8	MEM_MA_DATA51	
8	MEM_MA_DATA52	
8	MEM_MA_DATA53	
8	MEM_MA_DATA54	
8	MEM_MA_DATA55	
8	MEM_MA_DATA56	
8	MEM_MA_DATA57	
8	MEM_MA_DATA58	
8	MEM_MA_DATA59	
8	MEM_MA_DATA60	
8	MEM_MA_DATA61	
8	MEM_MA_DATA62	
8	MEM_MA_DATA63	

8	MEM_MA_DM0	
8	MEM_MA_DM1	
8	MEM_MA_DM2	
8	MEM_MA_DM3	
8	MEM_MA_DM4	
8	MEM_MA_DM5	
8	MEM_MA_DM6	
8	MEM_MA_DM7	

8	MEM_MA_DQS0_P	
8	MEM_MA_DQS0_N	
8	MEM_MA_DQS1_P	
8	MEM_MA_DQS1_N	
8	MEM_MA_DQS2_P	
8	MEM_MA_DQS2_N	
8	MEM_MA_DQS3_P	
8	MEM_MA_DQS3_N	
8	MEM_MA_DQS4_P	
8	MEM_MA_DQS4_N	
8	MEM_MA_DQS5_P	
8	MEM_MA_DQS5_N	
8	MEM_MA_DQS6_P	
8	MEM_MA_DQS6_N	
8	MEM_MA_DQS7_P	
8	MEM_MA_DQS7_N	


U38C			
MEM-DATA			
G12	MA_DATA0	MB_DATA0	C11
F12	MA_DATA1	MB_DATA1	A11
H14	MA_DATA2	MB_DATA2	A14
G14	MA_DATA3	MB_DATA3	B14
H11	MA_DATA4	MB_DATA4	G11
C13	MA_DATA5	MB_DATA5	D12
E13	MA_DATA6	MB_DATA6	A13
H15	MA_DATA7	MB_DATA7	A15
E15	MA_DATA8	MB_DATA8	A16
E17	MA_DATA9	MB_DATA9	A19
H17	MA_DATA10	MB_DATA10	A20
E17	MA_DATA11	MB_DATA11	A21
F14	MA_DATA12	MB_DATA12	D14
C17	MA_DATA13	MB_DATA13	C18
G17	MA_DATA14	MB_DATA14	D18
G18	MA_DATA15	MB_DATA15	D20
C19	MA_DATA16	MB_DATA16	A21
D22	MA_DATA17	MB_DATA17	D24
E18	MA_DATA18	MB_DATA18	C25
F18	MA_DATA19	MB_DATA19	B20
B22	MA_DATA20	MB_DATA20	C20
C23	MA_DATA21	MB_DATA21	B24
F20	MA_DATA22	MB_DATA22	C24
E22	MA_DATA23	MB_DATA23	E23
H24	MA_DATA24	MB_DATA24	G25
I19	MA_DATA25	MB_DATA25	G26
E21	MA_DATA26	MB_DATA26	C26
E22	MA_DATA27	MB_DATA27	D26
H20	MA_DATA28	MB_DATA28	G23
H22	MA_DATA29	MB_DATA29	G24
A21	MA_DATA30	MB_DATA30	A24
AB24	MA_DATA31	MB_DATA31	AA24
AB22	MA_DATA32	MB_DATA32	AA23
AA21	MA_DATA33	MB_DATA33	AD24
W21	MA_DATA34	MB_DATA34	AE24
W22	MA_DATA35	MB_DATA35	AA26
W21	MA_DATA36	MB_DATA36	AA25
Y22	MA_DATA37	MB_DATA37	AD26
Y20	MA_DATA38	MB_DATA38	AE25
AA20	MA_DATA39	MB_DATA39	AC22
AA18	MA_DATA40	MB_DATA40	AD22
AB18	MA_DATA41	MB_DATA41	AE20
AB21	MA_DATA42	MB_DATA42	AE20
AD19	MA_DATA43	MB_DATA43	AE24
Y18	MA_DATA44	MB_DATA44	AE23
AD17	MA_DATA45	MB_DATA45	AC20
W16	MA_DATA46	MB_DATA46	AD20
Y14	MA_DATA47	MB_DATA47	AD18
Y17	MA_DATA48	MB_DATA48	AE18
AB17	MA_DATA49	MB_DATA49	AC14
AB15	MA_DATA50	MB_DATA50	AD14
AD13	MA_DATA51	MB_DATA51	AE19
Y12	MA_DATA52	MB_DATA52	AC18
W11	MA_DATA53	MB_DATA53	AE16
AB12	MA_DATA54	MB_DATA54	AE15
AB12	MA_DATA55	MB_DATA55	AE13
AB12	MA_DATA56	MB_DATA56	AC12
AB12	MA_DATA57	MB_DATA57	AB11
AB12	MA_DATA58	MB_DATA58	Y11
AB12	MA_DATA59	MB_DATA59	AE14
AB12	MA_DATA60	MB_DATA60	AE14
AB12	MA_DATA61	MB_DATA61	AE14
AB12	MA_DATA62	MB_DATA62	AE11
AB12	MA_DATA63	MB_DATA63	AD11
AB12	MA_DATA63	MB_DATA63	AD11

SKT-CPU638P-GP-U

DIS




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU_DDR (2/4)	
Size			Document Number	Rev
A3			Olan	SA
Date:			Monday, November 19, 2007	Sheet 5 of 57




2D5V S0 2D5V VDDA S0


LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.



The Processor has reached a preset maximum operating temperature. 100°C
I=Active HTC
O=FAN








5,10 MEM_MB_ADD0 >> 102
5,10 MEM_MB_ADD1 >> 101
5,10 MEM_MB_ADD2 >> 100
5,10 MEM_MB_ADD3 >> 99
5,10 MEM_MB_ADD4 >> 98
5,10 MEM_MB_ADD5 >> 97
5,10 MEM_MB_ADD6 >> 96
5,10 MEM_MB_ADD7 >> 95
5,10 MEM_MB_ADD8 >> 94
5,10 MEM_MB_ADD9 >> 93
5,10 MEM_MB_ADD10 >> 92
5,10 MEM_MB_ADD11 >> 91
5,10 MEM_MB_ADD12 >> 90
5,10 MEM_MB_ADD13 >> 89
5,10 MEM_MB_ADD14 >> 88
5,10 MEM_MB_ADD15 >> 87
5,10 MEM_MB_BANK2 >> 107
5,10 MEM_MB_BANK0 >> 106
5,10 MEM_MB_BANK1 >> 105

5 MEM_MB_DATA0 >> 5
5 MEM_MB_DATA1 >> 6
5 MEM_MB_DATA2 >> 7
5 MEM_MB_DATA3 >> 8
5 MEM_MB_DATA4 >> 9
5 MEM_MB_DATA5 >> 10
5 MEM_MB_DATA6 >> 11
5 MEM_MB_DATA7 >> 12
5 MEM_MB_DATA8 >> 13
5 MEM_MB_DATA9 >> 14
5 MEM_MB_DATA10 >> 15
5 MEM_MB_DATA11 >> 16
5 MEM_MB_DATA12 >> 17
5 MEM_MB_DATA13 >> 18
5 MEM_MB_DATA14 >> 19
5 MEM_MB_DATA15 >> 20
5 MEM_MB_DATA16 >> 21
5 MEM_MB_DATA17 >> 22
5 MEM_MB_DATA18 >> 23
5 MEM_MB_DATA19 >> 24
5 MEM_MB_DATA20 >> 25
5 MEM_MB_DATA21 >> 26
5 MEM_MB_DATA22 >> 27
5 MEM_MB_DATA23 >> 28
5 MEM_MB_DATA24 >> 29
5 MEM_MB_DATA25 >> 30
5 MEM_MB_DATA26 >> 31
5 MEM_MB_DATA27 >> 32
5 MEM_MB_DATA28 >> 33
5 MEM_MB_DATA29 >> 34
5 MEM_MB_DATA30 >> 35
5 MEM_MB_DATA31 >> 36
5 MEM_MB_DATA32 >> 37
5 MEM_MB_DATA33 >> 38
5 MEM_MB_DATA34 >> 39
5 MEM_MB_DATA35 >> 40
5 MEM_MB_DATA36 >> 41
5 MEM_MB_DATA37 >> 42
5 MEM_MB_DATA38 >> 43
5 MEM_MB_DATA39 >> 44
5 MEM_MB_DATA40 >> 45
5 MEM_MB_DATA41 >> 46
5 MEM_MB_DATA42 >> 47
5 MEM_MB_DATA43 >> 48
5 MEM_MB_DATA44 >> 49
5 MEM_MB_DATA45 >> 50
5 MEM_MB_DATA46 >> 51
5 MEM_MB_DATA47 >> 52
5 MEM_MB_DATA48 >> 53
5 MEM_MB_DATA49 >> 54
5 MEM_MB_DATA50 >> 55
5 MEM_MB_DATA51 >> 56
5 MEM_MB_DATA52 >> 57
5 MEM_MB_DATA53 >> 58
5 MEM_MB_DATA54 >> 59
5 MEM_MB_DATA55 >> 60
5 MEM_MB_DATA56 >> 61
5 MEM_MB_DATA57 >> 62
5 MEM_MB_DATA58 >> 63
5 MEM_MB_DATA59 >> 64
5 MEM_MB_DATA60 >> 65
5 MEM_MB_DATA61 >> 66
5 MEM_MB_DATA62 >> 67
5 MEM_MB_DATA63 >> 68

5 MEM_MB_DQS0_N >> 110
5 MEM_MB_DQS1_N >> 109
5 MEM_MB_DQS2_N >> 108
5 MEM_MB_DQS3_N >> 107
5 MEM_MB_DQS4_N >> 106
5 MEM_MB_DQS5_N >> 105
5 MEM_MB_DQS6_N >> 104
5 MEM_MB_DQS7_N >> 103
5 MEM_MB_DQS0_P >> 13
5 MEM_MB_DQS1_P >> 31
5 MEM_MB_DQS2_P >> 51
5 MEM_MB_DQS3_P >> 70
5 MEM_MB_DQS4_P >> 131
5 MEM_MB_DQS5_P >> 148
5 MEM_MB_DQS6_P >> 169
5 MEM_MB_DQS7_P >> 188

5,10 MEM_MB_ODT0 >> 114
5,10 MEM_MB_ODT1 >> 115




Place C2.2uF and 0.1uF < 500mils from DDR connector


LOW 5.2 mm Main Source:

REVERSE TYPE

RAS# 108
WE# 109
CAS# 113
CS0# 110
CS1# 115
CKE0 79
CKE1 80
CK0 30
CK0# 32
CK1 164
CK1# 166
DM0 10
DM1 26
DM2 52
DM3 130
DM4 147
DM5 170
DM6 185
DM7 185
SDA 195
SCL 197
VDDSPD 199
SA0 198
SA1 200
NC#50 50
NC#69 69
NC#83 83
NC#120 120
NC#163/TEST 163
VDD 81
VDD 82
VDD 87
VDD 88
VDD 95
VDD 96
VDD 103
VDD 104
VDD 111
VDD 112
VDD 117
VDD 118
VSS 3
VSS 8
VSS 9
VSS 12
VSS 15
VSS 18
VSS 21
VSS 24
VSS 27
VSS 28
VSS 33
VSS 34
VSS 38
VSS 40
VSS 41
VSS 42
VSS 47
VSS 48
VSS 53
VSS 54
VSS 59
VSS 60
VSS 65
VSS 66
VSS 71
VSS 72
VSS 77
VSS 78
VSS 121
VSS 122
VSS 127
VSS 128
VSS 132
VSS 133
VSS 138
VSS 139
VSS 144
VSS 145
VSS 149
VSS 150
VSS 155
VSS 156
VSS 161
VSS 162
VSS 165
VSS 168
VSS 171
VSS 172
VSS 177
VSS 178
VSS 183
VSS 184
VSS 187
VSS 190
VSS 193
VSS 196
GND 201
MH2 GP




(A4)




PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

Decoupling Capacitor




Place these Caps near DM1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0.9V_S3

Place these Caps near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0.9V_S3



Place these Caps near PARALLEL TERMINATION

DIS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR DAMPING & TERMINATION

Size
A3


Document Number

Olan

Rev
SA


Date: Monday, November 19, 2007

Sheet 10 of 57



RS780M Display Port Support(muxed on GFX)

DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1



Placement: close RS780

PEG_TXP[15.0] 37.46
PEG_TXN[15.0] 37.46

LAN
MINICARD

NEW CARD

A-LINK

PCIE I/F GP

PCIE I/F SB

LAN
MINICARD

NEW CARD


RS780M-GP-U1


Place < 100mils from pin AC8 and AB8


DIS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsien 221, Taiwan, R.O.C.

Title	ATi-RS780M_HT LINK&PCIE(1/3)	
Size	Document Number	Rev
A3	Olan	SA
Date:	Monday, November 19, 2007	Sheet 11 of 57








DIS




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title SWITCH	
Size A3	Document Number Olan
Date: Monday, November 19, 2007	Rev SA
Sheet 14 of 57	


LAUNCH



DIS


DIS		A	
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LCD CONN			
Size	Document Number	Rev	
A3		SA	
Olan			
Date:	Monday, November 19, 2007	Sheet	16 of 57
		1	






Layout Note:



* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




Hsync & Vsync level shift





CRT I/F & CONNECTOR














DDC_CLK & DATA level shift











REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



DEBUG STRAPS






	PCI_CLK0	PCI_CLK1	CLK_PCI_LOM CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17, SB_GPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK


	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

DIS




ODD Connector






DIS

SATA HDD Connector




BLUETOOTH MODULE










Finger printer



DIS






CBB_D[0..15] 34
CBB_A[0..25] 34




PCMCIA Socket

Cardbus I/F



DIS




Place PLLVDD/AVDDL
CKT as close to chip as
possible


R349 change to Bead
for Transmitter Distortion

- A**

1




GIGA Lan Transformer



11.46 PEG_TXP[15.0] << >>
11.46 PEG_TXN[15.0] << >>
11 PEG_RXP[15.0] << >>
11 PEG_RXN[15.0] << >>



Put near graphic connector




NEWCARD Connector

Reserve the symbol
for bottom side
connector


TOP VIEW




Place them Near to ChipPlace them Near to Connector




Mini Card Connector(WLAN)




Place near MINIC1



DIS



PC BEEP GAIN CONTROL




Default gain is -6dB without populating the 10K-ohms pull-down resistors going to GPIO1 and GPIO2.





GAIN	10K GPIO RESISTORS	
	R330	R331
0dB	Populate	Populate
-6dB	Omit	Omit
-12dB	Populate	Omit
-18dB	Omit	Populate

DIS

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Azalia codec CX20561	
Size A3	Document Number Olan
Date: Monday, November 19, 2007	Sheet 40 of 57
Rev SA	


DIS









DIS





緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO JACK			
Size	Document Number		Rev
	Olan		SA
Date:	Monday, November 19, 2007	Sheet 42 of	57







Function	CRT
SYSTEM	H
DOCK	L




DIS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title **EASY PORT4**

Size A3 Document Number **Olan** Rev **SA**


Date: Monday, November 19, 2007 Sheet 45 of 57




Aux Power 3D3V_AUX_S5




Run Power




Adapter




SN0608098




DCDC 1D2V(TPS5117)




CPU_CORE ISL6265HRTZ




1D8V/0D9V(TPS5116)




1.5V_LDO




1D1V(TPS5117)




CHARGER BQ24745




2.5V LDO EMC4002



DIS





DCBATTOUT 51125

11/2

C624 C349 C626

SC10U2SV6KX-1GP SC10U2SV6KX-1GP

2 2 2

1 2 2

5 6 7 8

U54

SI4800BDY-T1

DY


Id=7A

Qg=8.7-13nC


Rds(on)=23-30mohm

Id=7A
Qg=8.7~13nC
Rdson=23~30


Design Current = 6A
Max Current = 7A
OCP min = 10A




Close to VFB Pin (pin5)




G957 **1D5V_S0** **Iomax=1A**




1D2V_S5 **Iomax=400mA**




Place near to SB700




2D5V_S0 **Iomax=0.3A** **2D5V/300mA**






Adaptor in to generate DCBATOUT

Jeff modify 20071031



BATTERY CONNECTOR



DIS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size

Document Number

A4


Olan

Rev


SA

Date: Monday, November 19, 2007



Sheet 56 of 57



STAND OFF ON TOP



STAND OFF ON BOTTOM



DIS

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
EMI/Spring/Boss	
Size	Document Number
Olan	
Date: Monday, November 19, 2007	Sheet 57 of 57
Rev	SA