


ZR6E SYSTEM BLOCK DIAGRAM


BOM MARK

IV@: INT VGA
EV@: STUFF FOR EXT VGA
SP@: STUFF FOR UMA or VGA

REV:A




Clock Generator (CLK)



CPU Clock select


Pin 10/57/62 : For Pin CPU frequency selection



BSEL Frequency Select Table





FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz

04



GMCH-CANTIGA(CLG)

	QCI P/N
Intel Cantiga (G)M	AJSLB940T04
Intel Cantiga (P)M	AJSLB970T06
Intel Cantiga (G)L A1	AJSLGGM0T04




HOST



Quanta Computer Inc.
PROJECT : ZR6E
GMCH HOST

Size	Document Number	Rev 1A
Date: Tuesday, May 19, 2009		
Sheet 5 of 39		

[illegible]

GMCH-CANTIGA(CLG)


IV&EV Dis/Enable setting

If LVDS no use, all signal can NC


IV@

EV@

SP@



SP@ TV A/B/C
For IV: 75ohm
For EV:0ohm




[24] INT_CRT_BLU INT CRT BLU E28
[24] INT_CRT_GRN INT CRT GRN G28
[24] INT_CRT_RED INT CRT RED J28



HSYNC/VSYNC serial R place close to NB

Discrete Stuffed. (CRT)



CRTIREF pull down
for IV cantiga 1.02k ohm/F

U28C

L_BKLT_CTRL
G32 L_BKLT_EN
M32 L_CTRL_CLK
M33 L_CTRL_DATA
K33 L_DDC_CLK
J33 L_DDC_DATA

L_VDD_EN
C44 LVDS_IBG
B43 LVDS_VBG
E37 LVDS_VREFH
E38 LVDS_VREFL
C41 LVDSA_CLK#
C40 LVDSA_CLK
B37 LVDSB_CLK#
A37 LVDSB_CLK

L_VDSA_DATA#_0
E46 LVDSA_DATA#_1
G40 LVDSA_DATA#_2
A40 LVDSA_DATA#_3

L_VDSB_DATA#_0
H48 LVDSB_DATA#_1
H38 LVDSB_DATA#_2
G37 LVDSB_DATA#_3
J37 LVDSB_DATA#_3
B42 LVDSB_DATA#_0
G38 LVDSB_DATA#_1
E37 LVDSB_DATA#_2
K37 LVDSB_DATA#_3

TVA_DAC
H25 TVB_DAC
K25 TVC_DAC
H24 TV_RTIN
C31 TV_DCONSEL_0
E32 TV_DCONSEL_1

CRT_BLUE
G28 CRT_GREEN
J28 CRT_RED
G29 CRT_IRTN
H32 CRT_DDC_CLK
J32 CRT_DDC_DATA
J29 CRT_HSYNC
E29 CRT_TV0_IREF
L29 CRT_VSYNC

CANTIGA_PM

PEG_COMPI
PEG_COMPO


PEG_RX#_0
PEG_RX#_1
PEG_RX#_2
PEG_RX#_3
PEG_RX#_4
PEG_RX#_5
PEG_RX#_6
PEG_RX#_7
PEG_RX#_8
PEG_RX#_9
PEG_RX#_10
PEG_RX#_11
PEG_RX#_12
PEG_RX#_13
PEG_RX#_14
PEG_RX#_15

PEG_RX_0
J44 PEG_RXP1
L43 PEG_RXP2
L41 PEG_RXP3
N40 PEG_RXP4
P47 PEG_RXP5
N43 PEG_RXP6
T42 PEG_RXP7
U42 PEG_RXP8
Y42 PEG_RXP9
W47 PEG_RXP10
Y37 PEG_RXP11
AA42 PEG_RXP12
AD36 PEG_RXP13
AC48 PEG_RXP14
AD40 PEG_RXP15


PEG_TX#_0
PEG_TX#_1
PEG_TX#_2
PEG_TX#_3
PEG_TX#_4
PEG_TX#_5
PEG_TX#_6
PEG_TX#_7
PEG_TX#_8
PEG_TX#_9
PEG_TX#_10
PEG_TX#_11
PEG_TX#_12
PEG_TX#_13
PEG_TX#_14
PEG_TX#_15

PEG_TX_0
J42 C PEG_TXP0 C580
L46 C PEG_TXP1 C585
M48 C PEG_TXP2 C590
M39 C PEG_TXP3 C597
M43 C PEG_TXP4 C611
R47 C PEG_TXP5 C586
N37 C PEG_TXP6 C601
T39 C PEG_TXP7 C599
U36 C PEG_TXP8 C605
U39 C PEG_TXP9 C602
Y39 C PEG_TXP10 C609
Y46 C PEG_TXP11 C595
AA36 C PEG_TXP12 C617
AA39 C PEG_TXP13 C620
AD42 C PEG_TXP14 C615
AD46 C PEG_TXP15 C592

L<0.5", If PCIe not support
still connect to +VCC_PEG



Can support reversal routing. If CFG9=1, PCI Express is normal operation. If CFG9=0, then PEG_TXP0 becomes PEG_TXP15, PEG_TXP1 becomes PEG_TXP14, PEG_TXP2 becomes PEG_TXP13, etc. similarly for PEG_RXP[15:0] and PEG_RXN[15:0]



IV&EV Dis/Enable setting

<5/31>Montevina_Schematics_Checklist_Rev0_8

a) For TVOUT Disabled, TV_DCONSEL[1:0] Connect to GND. But design guide Rev0.7 show NC. What is correct.
b) For CRT DAC Disable, CRT_DDC_CLK, CRT_DDC_DATA, CRT_HSYNC, CRT_VSYNC these signals should be connected to GND. But design guide Rev0.7 show NC, Intel suggest follow Design guide.

<check list>

For EV@

CRT R/G/B 0ohm to GND CRT R/G/B 150ohm to GND
CRTIREF 0ohm to GND CRTIREF 1Kohm to GND

<check list>

For IV@

For topology without the analog switch - if the total motherboard route length is less than 12", the recommended reference resistor value is 1 kΩ ±1%

CRTIREF
For IV: 1Kohm
For EV:0ohm



SP@

CRT R/G/B
For IV: 150ohm
For EV:0ohm



Quanta Computer Inc.

PROJECT : ZR6E

GMCH VGA


Size

Document Number

Rev 1A

Date: Tuesday, May 19, 2009

Sheet 7 of 39



Size	Document Number	Page
	GMCH VCC,NCTF	
Date	Tuesday, May 10, 2000	Sheet 0 of 20

IV@
EV@
SP@

Power consumption reference to Intel
Cantiga chipset EDS Volume1, Section 10

1210 10uH, 10%
0.45A DCR_max = 0.39

1.05V
64.8mA for DPLL A/B

1210 10uH, 10%
0.45A DCR_max = 0.39

1.05V
139.2mA

1210 0.1uH, 20%, 1A
DCR_max=0.078Ω

3.3V
24.15mA for VCCA_TV_DAC
39.48mA for VCCA_TV_DAC
24.15mA for VCCA_TV_DAC
Total 87.78mA

1.05V
50mA

1.05V
50mA

1.5V
35mA

1.5V
48.363mA for CRT
5mA for IV

1.5V
35mA

1.5V
35mA

1.5V
35mA

1.5V
35mA

1.5V
35mA

1.5V
35mA

1.5V
35mA

If CRT have Flicker issue
STUFF 5.6 ohm

IV&EV Dis/Enable setting

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm



SP@iNT use 0.01u
EXT use 0 ohm

External Graphics
(GMCH Integrated Graphics Disable)

VCCSYNCR_CRT	GND
VCCA_CRT_DAC	GND
VCCD_LVDS	GND
VCCD_TX_LVDS	GND
VCCA_LVDS	GND
VCCA_TV_DAC	GND
VCCD_QDAC	GND
VCCA_DAC_BG	GND
VCC_AXG	GND
VCC_AXG_NCTF	GND

Power Net Name	Cantiga (V)
VCC_AXG_#	1.05V
VCC_AXG_NCTF_#	1.05V
VCCA_PEG_BG	1.5V
VCCA_DPLL_A	1.05V
VCCA_DPLL_B	1.05V
VCCA_SM_#	1.05V
VCCA_HPLL	1.05V
VCCA_MPLL	1.05V
VCCA_SM_CK_#	1.05V
VCCA_PEG_PLL	1.05V
VCC_AXF_#	1.05V
VCCD_HPLL	1.05V
VCCD_PEG_PLL	1.05V

GMCH-CANTIGA(CLG)





Quanta Computer Inc.

PROJECT : ZR6E

Size


Document Number

Date: Tuesday, May 19, 2009

Rev 1A

GMCH VSS

Sheet 11 of 39






		Quanta Computer Inc. PROJECT : ZR6E	
Size	Document Number	Rev 1A	
ICH9M HOST			
Date:	Tuesday, May 19, 2009	Sheet	12 of 39

ICH9M(CLG)


D3A:1/31) ASF issue when iAMT is not implemented,
ICH9M SMBus and SMLink should be connected together to support slave mode
Connect SMLINK0 to SMBCLK and SMLINK1 to SMBDATA (Add R474,R475 for debug use)

SATAx[GP pins if unused may be used for
8.2k to 10k pull-up to Vcc3_3 or
8.2k to 10k pull-down to ground




TPM Physical
Presence for
ITPM.

Stuff	HDMI SET
R583	HDMI
R315	No HDMI




Follow CHECK LIST V1.5



ICH PWROK



Resume RST




CLK Enable




<Checklist ver0.8>
If integrated LAN is not used LAN_RST# tie tie to GND.NC serial R from RSMRST#.
If Intel LAN is used with Wake On LAN, tie LAN_RST# to RSMRST# and NC 0ohm.

CL_PWROK must not assert after PWROK asserts for iAMT.
CL_PWROK to the NB and SB should be connected to existing PWROK inputs
on the NB and SB on a platform with no iAMT

CL VREF




ID0=0 -->ZK6 , ID0=1 -->ZR6
ID1=0 -->UMA , ID1=1 -->Discrete



Board ID	ID3	ID2	ID1	ID0
A-SMT, ID1=0 -->UMA, ID1=1 -->Discrete	0	0	0/1	1
	0	0	0/1	1
	0	0	0/1	1
	0	0	0/1	1

South Bridge Strap Pin (3/3)







Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
SPKR	No Reboot	PWROK	0 = Default 1 = No Reboot mode	PCSPK R271 *1K 4 +3V
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	DMI_TERM_SEL R485 *1K 4




DDR2 SO-DIMM SOCKET


DDR2 TERMINATOR




16








Quanta Computer Inc.
PROJECT : ZR6E










GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	PRIMARY DVI HOTPLUG
1	IN	N/A	SECONDARY DVI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	FBVDD VID0
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	AC DETECT
13	OUT	LOW	PS CONTROL OR HDMI_CEC
14	OUT	HIGH	PS CONTROL





Logical Strap Bit Mapping

R414	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



R386	Config	Definitions	Die
CS25102FB02 5K	64Mx16 DDR2	Hynix	E
CS31002FB26 10K	64Mx16 DDR2	Samsung	Q
CS32002FB29 20K	64Mx16 DDR2	Samsung	E








NVVDD Decoupling



Follow Design Guide DG-03276-001 4.7uF_{x3} and 0.22x10 uF instead of 0.1uF x10




NV10M (VGA)







CS14752FB11 RES CHIP 475 1/16W +-1%(0402)



(By pass capacitor)




For DB:
 N10P/N10M : AKD5LG-T510(Samsung,64M*16)
 AKD5LG-TW02(Hynix,64M*16)






23




Lid Switch (HSR)




HDMI(HDM)




Modify




SATA HDD(HDD)




SATA ODD(ODD)




LED(UIF)




Power Button (UIF)




FAN(THM)




TP CONN







Decoupling CAP



PLACE NEAR IC SIDE



EEPROM

**Quanta Computer Inc.**

PROJECT : ZR6E


AR8131 GLAN

Size	Document Number
------	-----------------


Date: Tuesday, May 19, 2009

Sheet 27 of 39


Rev	1A
-----	----



TRANSFORMER





RJ45




Quanta Computer Inc.
PROJECT : ZR6E

Size	Document Number	Rev
	LAN Transformer and RJ45/BT	1A
Date:	Tuesday, May 19, 2009	Sheet 28 of 39



(MMC)



4 IN 1 CARD READER



CARDREADER POWER




Quanta Computer Inc.

PROJECT : ZR6E

Size	Document Number	Rev
	CARD READER RTS5159	1A


Date: Tuesday, May 19, 2009 Sheet 29 of 39



I/O ADDRESS SETTING


I/O Address		
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHBM=0: Enable shared memory with host BIOS




1/13 Confirm by vendor mail :
 Disabled ('1') if using FW device on LPC.
 Enabled ('0') if using SPI flash for both system BIOS and EC firmware


SM BUS PU



ACER ID




SPI FLASH



1/13 Confirm by vendor mail :
 If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)


HWPG



POWER PAD (UIF)





Thermal Sensor (THM)



INTERNAL KEYBOARD STRIP SET







$$T_{ON} = 3.85p * R_{TON} * V_{out} / (V_{in} - 0.5)$$

$$Frequency = V_{out} / (V_{in} * T_{ON})$$

$$T_{ON} = 3.85p * 1M * 1 / (V_{in} - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$

$$AOL1412 \quad R_{ds(on)} = 4.6m\Omega$$

$$OCP = 16 - 0.8A$$

$$L(\text{ripple current}) \\ = (19 - 1.05) * 1.05 / (1u * 272k * 19) \\ \sim 3.646A$$

$$4.6m * 12 = RILIM * 20uA$$

$$RILIM = 2.76K \text{ --- } 2.8K$$





Quanta Computer Inc.


PROJECT : ZR6E





Size	Document Number	Rev
	VCCP 1.05V(UP6111A)	1A

Date: Tuesday, May 19, 2009 Sheet 33 of 39









[illegible]