


Dallen Block Diagram



Project code: 91.4V401.001
PCB P/N : 48.4T307.0SA
Revision : 06259 -1

SYSTEM DC/DC MAX8744 37	
INPUTS	OUTPUTS
DCBATOUT	3D3V_S5 (6A) 5V_S5 (6A) 5V_AUX_S5
SYSTEM DC/DC Max8717 38	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 (12A) 1D8V_S3 (8.5A)
TPS51100 39	
1D8V_S3	DDR_VREF_S0 (1.5A) DDR_VREF_S3
APL531230 39	
3D3V_S0	2D5V_S0 (130 mA)
APL5912 39	
1D8V_S3	1D5V_S0 (5A)
ISL CHARGER ISL6255 41	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 4.0A UP+5V 5V 100mA
CPU DC/DC MAX8770 35,36	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0~1.3V 47A

ICH7M Integrated Pull-up and Pull-down Resistors

ICH7-M EDS 17837 1.5V1

EE_DIN,EE_DOUT, GNT[3:0], GPIO[25], GNT[4]#/GPIO48, GNT[5]#/GPO17, PME#, LAD[3:0]#/FHW[3:0]#, LAN_RXD[2:0] LDRQ[0], LDRQ[1]/GPIO[41], PWRBTN#, TP[3]	ICH7 internal 20K pull-ups
DD[7], DDREQ	ICH7 internal 11.5K pull-downs
ACZ_BIT_CLK, ACZ_RST#, ACZ_SDIN[2:0], ACZ_SDOUT,ACZ_SYNC, DPRSLPVR/GPIO16, EE_CS,SPI_ARB, SPI_CLK, SPKR,	ICH7 internal 20K pull-downs
USB[7:0][P,N]	ICH7 internal 15K pull-downs
SATALED#	ICH7 internal 15K pull-up
LAN_CLK	ICH7 internal 100K pull-down

ICH7M IDE Integrated Series Termination Resistors

DD[15:0], D10W#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

ICH7M Functional Strap Definitions

page 16

Signal	Usage/When Sampled	Comment
ACZ_SDOUT	XOR Chain Entrance/ PCIE Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h)
ACZ_SYNC	PCIE bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
EE_CS	Reserved	This signal should not be pull high.
EE_DOUT	Reserved	This signal should not be pull low.
GNT2#	Reserved	This signal should not be pull low.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT5#/ GPIO17#, GNT4#/ GPIO48	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT5# is MSB, 01-SPI, 10-PCI, 11-LPC.
DPRSLPVR	Reserved	This signal should not be pull high.
GPIO25	Reserved. Rising Edge of RSMRST#.	This signal should not be pull low.
INTVRMEN	Integrated VccSusi_05 VRM Enable/Disable. Always sampled.	Enables integrated VccSusi_05 VRM when sampled high
LINKALERT#	Reserved	Requires an external pull-up resistor.
REQ[4:1]#	XOR Chain Selection. Rising Edge of PWROK.	TBD, Chapter 8.
SATALED#	Reserved	This signal should not be pull low.
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH7 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.

History

PCI Routing

page 17

	IDSEL	INT	REQ	GNT
TI7412	AD22	G:CARDBUS B:1394 F:Flash Media G:SD Host	0	0

PCIE Routing

LANE1	LAN BCM5787M
LANE2	MiniCard WLAN
LANE3	NewCard WLAN

USB Table

USB ports definition	
Pair	Device
0	USB1
1	USB3
2	USB2
3	USB4
4	FingerPad
5	BlueTooth
6	CCD
7	NewCard

Calistoga Strapping Signals and Configuration

EDS 17050 0.71 page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 =Mobile CPU(Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal Operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCTRL_DATA	SDVO Present	0 = No SDVO Card present (Default) 1= SDVO Card present

NOTE: All strap signals are sampled with respect to the leading edge of the Calistoga GMCH PWORK in signal.

緯創資通

Wistron Corporation

21F, 80, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Reference

Size A3







Document Number

Date: Tuesday, February 13, 2007

Sheet 2 of 43

Rev -1

Dallen



FSC	FSB	FSA	CPU	FSB
0	0	0	266M	X
0	0	1	133M	533M
0	1	0	200M	X
0	1	1	166M	667M
1	0	0	333M	X
1	0	1	100M	X
1	1	0	400M	X
1	1	1	Reserved	X

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File

Clock Generator RTM865T-433

Size

A3

Date

Tuesday, February 13, 2007

Sheet


3

Rev

-1

2nd source: 62.10053.401


U41A
BGA479-SKT6-GPU3
62.10079.001



Place testpoint on
H_IERR# with a GND
0.1" away


PM_THRMTRIP#
should connect to
ICH7 and Calistoga
without T-ing
(No stub)

Layout Note:
0.5" max length.




All place within 2" to CPU


U41B
BGA479-SKT6-GPU3
62.10079.001




Layout Note:
Comp0, 2 connect with Zo=27.4 ohm, make
trace length shorter than 0.5" .
Comp1, 3 connect with Zo=55 ohm, make
trace length shorter than 0.5" .

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.







Place them near to the chip (< 0.5")




DIS : 945PM : KI.94501.006
 UMA : 945GM : KI.94501.005
 943GML : KI.94301.001







DDR SYSTEM MEMORY A




Place Test PAD Near to Chip
as could as possible




DDR SYSTEM MEMORY B




Place Test PAD Near to Chip
as could as possible












PARALLEL TERMINATION






Decoupling Capacitor





LCD / Inverter conn.




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File	LCD conn. & LED
Size	Document Number
Custom	Dallen
Date	Tuesday, February 13, 2007
Sheet	13 of 43
Rev	-1

CRT I/F & connector

Layout Note:
Place these resistors
close to the CRT-out
connector


Ferrite bead impedance: 10 ohm@100MHz




Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



Hsync & Vsync level shift



DDC_CLK & DATA level shift



TV conn.




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CRT/TV Connector		
Size A3	Document Number Dallen	Rev -1
Date: Tuesday, February 13, 2007	Sheet 14	of 43

[illegible]



 緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ICH7-M (1 of 4)			
Size A3	Document Number		Rev -1
Dallen			
Date:	Tuesday, February 13, 2007	Sheet	15 of 43



Default:H

	GNT5#	GNT4#
LPC	H	H
PCI	H	L
SPI	L	H


GAP放在Dimm Door打開可量測處




Layout Note:
PCIE AC coupling caps
need to be within 250 mils of the driver.

Place within 500 mils of ICH

USB ports definition	
Pair	Device
0	USB1
1	USB3
2	USB2
3	USB4
4	FingerPad
5	BlueTooth
6	CCD
7	NewCard




SMBUS






緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			ICH7-M (4 of 4)	
Size	Document Number	Dallen		Rev
A3				-1
Date: Tuesday, February 13, 2007		Sheet	18	of 43



TEMP.	Digital Output Data Bits			
	Sign	MSB	LSB	EXT
+127.875	0	111	1111	111
+126.375	0	111	1110	011
+25.5	0	001	1001	100
+1.75	0	000	0001	110
+0.5	0	000	0000	100
+0.125	0	000	0000	001
-0.125	1	111	1111	111
-1.125	1	111	1110	111
-25.5	1	110	0110	100
-55.25	1	100	1000	110
-65.000	1	011	1111	000






SATA HD Connector




ODD Connector







Bluetooth module



MDC 1.5 CONN





緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			
USB / MDC / BLUETOOTH			
Size	Document Number	Rev	
A3		-1	
Date:	Tuesday, February 13, 2007	Sheet	21 of 43


LAN Connector

Voltage Rail	4401E	5789	5787
VDDIO_PCI	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDC	1D8V_LAN_S5	1D2V_LAN_S5	
VDDIO	3D3V_LAN_S5	3D3V_LAN_S5	
VESD	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDP	Don't Care	2D5V_S5	
3D3V_2D5V_S5	3D3V_S5	2D5V_S5	
1D8V_1D2V_S5	1D8V_LAN_S5	1D2V_S5	



LAN Link: Green(A3), behavior is the same for 10/100/1000 bits
LAN Data: Yellow(B2), when LAN is transferring data.

GIGA Lan Transformer




- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

RJ11 signal must leave the other signal or power plane 100mil.

DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers


10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6





U51B
PCI7412ZHK-GP
71.07412.B0U

TI PCI7412


IDSEL:AD22
INTA-->:INT_PIRQG#
INTB-->:INT_PIRQB#
INTC-->:INT_PIRQF#
INTD-->:INT_PIRQG#
GNT:PCI_GNT#0
REQ:PCI_REQ#0



PC2 TPAD28
 PC1 TP25
 PC0 TPAD28
 PC0 TP27




INTA# CARBUS 1 (INT_PIRQG#)
 INTB# 1394 (INT_PIRQB#)
 INTC# Flash Media (INT_PIRQF#)
 INTD# SD Host (INT_PIRQG#) share
 MFUNC4: use bit 19-16 Register define.





緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



PCMCIA Socket



Cardbus I/F



1394 Connector



XD
MS / MS PRO
SD / SD IO / MMC



NV SMBus
A(pin143&145) : VGA(CRT) / DOCK
B(pin218&220) : DVI
C(pin208&210) : HDMI / TPI / LVDS

Put near graphic connector

7 PEG_TXP[15..0] <<<
7 PEG_TXN[15..0] <<<
7 PEG_RXP[15..0] <<<
7 PEG_RXN[15..0] <<<

13 LCD_TXBOUT0+
13 LCD_TXBOUT0-
13 LCD_TXBOUT1+
13 LCD_TXBOUT1-
13 LCD_TXBOUT2+
13 LCD_TXBOUT2-
13 LCD_TXBCLK+
13 LCD_TXBCLK-
14 NV_BLUE
14 NV_GREEN
14 NV_RED
14 NV_TV_COMP
14 NV_TV_LUMA
14 NV_TV_CRMA

LCD_TXACLK- 13
LCD_TXACLK+ 13
LCD_TXAOUT2- 13
LCD_TXAOUT2+ 13
LCD_TXAOUT1- 13
LCD_TXAOUT1+ 13
LCD_TXAOUT0- 13
LCD_TXAOUT0+ 13
>>> NV_EDID_DAT 13
>>> NV_EDID_CLK 13
>>> NV_LCDVDD_ON 13
>>> NV_BLOK 31
>>> NV_DVI_DAT 42
>>> NV_DVI_CLK 42



7,16,20,22,28,31,33 PLT_RST1# >>> 2 R359 1 0R0402-PAD

19,31 SMBD_G792 <<< R139 2 0R21-2-GP
19,31 SMBC_G792 <<< R358 2 0R21-2-GP

34 MXM_THER <<<
14 NV_HSYNCR
14 NV_VSYNCR
14 NV_DDCCLK
14 NV_DDCDAT

TPAD30 TP17
TPAD30 TP63
TPAD30 TP67
TPAD30 TP65

TPAD30 TP56
TPAD30 TP57
TPAD30 TP60
TPAD30 TP19

SPDIF HDMI
GPU_BURST#
MP_INT
GPU_PRGM#

IGP_UTX2#
IGP_UTX2#
TMD5_GPIO6_SW



EMI REQUEST
TMD5 A_TX0+ 1 1
TMD5 A_TX0- 1 2
SRN33J-5-GP-U
TMD5 A_TX1+ 1 1
TMD5 A_TX1- 1 2
SRN33J-5-GP-U
TMD5 A_TX2+ 1 1
TMD5 A_TX2- 1 2
SRN33J-5-GP-U
TMD5 A_TXC+ 1 1
TMD5 A_TXC- 1 2
SRN33J-5-GP-U
ERN* 要靠近MXM conn.
<<< DVI_A_HPD 42

TMD5 B_TX0+
TMD5 B_TX0-
TMD5 B_TX1+
TMD5 B_TX1-
TMD5 B_TX2+
TMD5 B_TX2-
G72 27MHZ
G72 27MHZSS


DVI_B_HPD
TMD5 B_TXC+
TMD5 B_TXC-

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





NEWCARD Connector





Mini Card Connector



PCIE Mini Card For WLAN w/o iAMT, TV or 3G





Audio OP Amplifier

R, L 1.5W Speaker

mount R274, R281
R269->63.36334.1DL
R268->63.33334.1DL


R, L 1W Speaker

mount R280, R281
R269->63.15334.1DL
R268->63.12334.1DL


R, L 1.2W Speaker

mount R280, R281
R269->63.10334.1DL
R268->63.68234.1DL


Internal Speaker




KBC_MUTE_GPI08




LINE OUT




MIC IN




LINE IN



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Cover Up Switch




Check test point

- 3D3V_AUX_S5 <--> TP86 TPA030
- 3D3V_S0 <--> TP90 TPA030
- 5V_S5 <--> TP89 TPA030
- 16,31 PM_PWRBTN# <--> TP88 TPA030
- 4,15,34 H_PWRGD <--> TP9 TPA030
- 31,37 S5_ENABLE <--> TP87 TPA030
- 4,6 H_CPURST# <--> TP45 TPA030

Test Point放在Dimm Door打開可量測處



TouchPad & FingerPad





Internal KeyBoard conn.



EMI Bypass cap.


KCOL13	EC32	1	SC220P50V2JN-3GP
KCOL14	EC33	1	SC220P50V2JN-3GP
KCOL15	EC34	1	SC220P50V2JN-3GP
KCOL16	EC35	1	SC220P50V2JN-3GP
KCOL5	EC28	1	SC220P50V2JN-3GP
KCOL6	EC29	1	SC220P50V2JN-3GP
KCOL7	EC30	1	SC220P50V2JN-3GP
KCOL8	EC31	1	SC220P50V2JN-3GP
KCOL1	EC46	1	SC220P50V2JN-3GP
KCOL2	EC47	1	SC220P50V2JN-3GP
KCOL3	EC48	1	SC220P50V2JN-3GP
KCOL4	EC49	1	SC220P50V2JN-3GP
KCOL17	EC36	1	SC220P50V2JN-3GP
KCOL18	EC37	1	SC220P50V2JN-3GP
KROW8	EC41	1	SC220P50V2JN-3GP
KROW7	EC40	1	SC220P50V2JN-3GP
KROW6	EC39	1	SC220P50V2JN-3GP
KROW5	EC38	1	SC220P50V2JN-3GP
KROW4	EC57	1	SC220P50V2JN-3GP
KROW3	EC56	1	SC220P50V2JN-3GP
KROW2	EC55	1	SC220P50V2JN-3GP
KROW1	EC54	1	SC220P50V2JN-3GP
KCOL9	EC50	1	SC220P50V2JN-3GP
KCOL10	EC51	1	SC220P50V2JN-3GP
KCOL11	EC52	1	SC220P50V2JN-3GP
KCOL12	EC53	1	SC220P50V2JN-3GP




Aux Power

3D3V_AUX_S5

I max = 150 mA




Run Power




5V_S0


3D3V_S0




CPU_CORE
MAX8770




MAX8717
1D8V_S3 / 1D05V_S0




TPS51100
DDR_VREF_S0



APL5912
1D5V_S0




MAX8744
5V_S5 / 3D3V_S5




APL5312
2D5V_S0



Charger ISL6255





3D3V_S5



I_{max}=6A
OCP=12A

Nippon
ChemI-Con
Al Cap.
6D3V, F61
ESR=10mohm.

CYNTec 2.2uH
Idc=8A 6*6
DCR=18mOhm

AOS Id=9.2A Qg=9~12nC
R_{ds(on)}=17.4~22mohm



AOS Id=9.3A Qg=9.8nC
R_{ds(on)}=19.6~24mohm



KEMET 220uF 6.3V
ESR=25mOhm
I_{ripple}=2.4A

NEAR MAX8744

5V_AUX_S5



CYNTec 4.7uH
Idc=5.5A 6*6
DCR=37mOhm

AOS Id=9.2A Qg=9~12nC
R_{ds(on)}=17.4~22mohm

AOS Id=9.3A Qg=9.8nC
R_{ds(on)}=19.6~24mohm

KEMET 220uF 6.3V
ESR=25mOhm
I_{ripple}=2.4A

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

5V_S5

I_{max}=6A
OCP=11A

Nippon
ChemI-Con
Al Cap.
6D3V, F61
ESR=10mohm.

CYNTec 4.7uH
Idc=5.5A 6*6
DCR=37mOhm

AOS Id=9.2A Qg=9~12nC
R_{ds(on)}=17.4~22mohm

AOS Id=9.3A Qg=9.8nC
R_{ds(on)}=19.6~24mohm

KEMET 220uF 6.3V
ESR=25mOhm
I_{ripple}=2.4A

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

NEAR MAX8744

FEL
LD05
REF
GND


Frequency select
500K
300K
200K

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title
5V_AUX_S5/5V_S5/3D3V_S5
Size
A3
Document Number
Dallen
Date: Tuesday, February 13, 2007
Sheet 37 of 43
Rev
-1

1D05V_S0


1D05V I_{max}=12A
OCP>19A



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S

Cell voltage	ISL6225 4D2V/#4D35V	ISL6225 4D1V/#4D35V
4.10V/cell	L	H
4.20V/cell	H	L
4.35V/cell	L	L

ISOURCE_MAX = (((ACLIM/VREF)*0.05+0.05)/Rsense)
Adaptor is 90W/19V : I_LIMIT = 4.02A (85%)

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CHARGER ISL6225

Size

A3

Document Number

Dallen

Date

Tuesday, February 13, 2007

Sheet



40


of












43

Rev

-1








Spring

GND 1 : 34.42T14.001
GND 2/3 : 34.39S07.003

MINI CARD



Fan

