

Compal Confidential

ICL50/51, ICK70/71 Schematics Document


Intel Merom Processor with Crestline(PM965/GM965) + DDRII + ICH8M
(With ATI MXM/B)

2007-8-15

REV: 2.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/04/04	Deciphered Date	2008/04/04	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number ICL50/ICK70 M/B LA-3551P Schematic
				Date: Wednesday, August 15, 2007	Rev Sheet 1 of 49

Model Name : ICL50/51, ICK70/ICK71
File Name : LA-3551P



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+0.9VS	0.9V switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS	1.05V switched power rail	ON	OFF	OFF
+1.25VS	1.25V switched power rail	ON	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8V	1.8V power rail for DDR	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V	3.3V power rail for SB	ON	ON	X
+3V_LAN	3.3V power rail for LAN	ON	ON	X
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
1394/Card Reader	AD16	0	PIRQE PIRQG

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b	ADI ADM1032	1001 100X b
EEPROM(24C16/02)	1010 000X b		
GMT G781-1	1001 101X b		

ICH8M SM Bus address

Device	Address
Clock Generator (ICS9LPRS365)	1101 001Xb
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel


Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	1A(Nettiling)
5	1A(Acadia 960)
6	
7	



BTO Option Table

BTO Item	BOM Structure
Discrete	PM@
UMA	GM@




BSEL2	BSEL1	BSEL0	BCLK
0	1	0	200
0	1	1	166

Layout Note:
THERMDA&THERMDC Trace / Space = 10 / 10 mil
THERMDA_R&THERMDC_R Trace / Space = 10 / 10 mil




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2006/12/25		Deciphered Date		2007/12/25		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Merom (1/3)					
						Size B		Document Number		Rev	
						ICL50/ICK70 M/B LA-3551P Schemat		att			
						Date:		Wednesday, August 15, 2007		Sheet 4 of 49	




JP22D			
A4	VSS[001]	VSS[082]	P6
A8	VSS[002]	VSS[083]	P21
A11	VSS[003]	VSS[084]	P24
A14	VSS[004]	VSS[085]	R2
A16	VSS[005]	VSS[086]	R5
A19	VSS[006]	VSS[087]	R22
A23	VSS[007]	VSS[088]	R25
AF2	VSS[008]	VSS[089]	T1
B6	VSS[009]	VSS[090]	T4
B8	VSS[010]	VSS[091]	T23
B11	VSS[011]	VSS[092]	T26
B13	VSS[012]	VSS[093]	U3
B16	VSS[013]	VSS[094]	U6
B19	VSS[014]	VSS[095]	U21
B21	VSS[015]	VSS[096]	U24
B24	VSS[016]	VSS[097]	V5
C5	VSS[017]	VSS[098]	V22
C8	VSS[018]	VSS[099]	V25
C11	VSS[019]	VSS[100]	W1
C14	VSS[020]	VSS[101]	W4
C16	VSS[021]	VSS[102]	W23
C19	VSS[022]	VSS[103]	W26
C2	VSS[023]	VSS[104]	Y3
C22	VSS[024]	VSS[105]	Y21
C25	VSS[025]	VSS[106]	Y24
D1	VSS[026]	VSS[107]	AA2
D4	VSS[027]	VSS[108]	AA5
D8	VSS[028]	VSS[109]	AA8
D11	VSS[029]	VSS[110]	AA11
D13	VSS[030]	VSS[111]	AA16
D16	VSS[031]	VSS[112]	AA19
D19	VSS[032]	VSS[113]	AA22
D23	VSS[033]	VSS[114]	AA25
D26	VSS[034]	VSS[115]	AB1
E3	VSS[035]	VSS[116]	AB4
E6	VSS[036]	VSS[117]	AB8
E8	VSS[037]	VSS[118]	AB11
F11	VSS[038]	VSS[119]	AB13
F14	VSS[039]	VSS[120]	AB16
F16	VSS[040]	VSS[121]	AB19
F19	VSS[041]	VSS[122]	AB23
E24	VSS[042]	VSS[123]	AB26
F5	VSS[043]	VSS[124]	AC3
F8	VSS[044]	VSS[125]	AC6
F11	VSS[045]	VSS[126]	AC8
F13	VSS[046]	VSS[127]	AC11
F16	VSS[047]	VSS[128]	AC14
F19	VSS[048]	VSS[129]	AC16
F2	VSS[049]	VSS[130]	AC19
F22	VSS[050]	VSS[131]	AC21
F25	VSS[051]	VSS[132]	AC24
G4	VSS[052]	VSS[133]	AD2
G1	VSS[053]	VSS[134]	AD5
G23	VSS[054]	VSS[135]	AD8
G26	VSS[055]	VSS[136]	AD11
H3	VSS[056]	VSS[137]	AD13
H6	VSS[057]	VSS[138]	AD16
H21	VSS[058]	VSS[139]	AD19
H24	VSS[059]	VSS[140]	AD22
J2	VSS[060]	VSS[141]	AD25
J22	VSS[061]	VSS[142]	AE1
J25	VSS[062]	VSS[143]	AE4
K1	VSS[063]	VSS[144]	AE8
K4	VSS[064]	VSS[145]	AE11
K23	VSS[065]	VSS[146]	AE16
K26	VSS[066]	VSS[147]	AE19
L3	VSS[067]	VSS[148]	AE21
L6	VSS[068]	VSS[149]	AE25
L21	VSS[069]	VSS[150]	
L24	VSS[070]	VSS[151]	
M2	VSS[071]	VSS[152]	
M5	VSS[072]	VSS[153]	
M22	VSS[073]	VSS[154]	
M25	VSS[074]	VSS[155]	
N1	VSS[075]	VSS[156]	
N4	VSS[076]	VSS[157]	
N23	VSS[077]	VSS[158]	
N26	VSS[078]	VSS[159]	
P3	VSS[079]	VSS[160]	
	VSS[080]	VSS[161]	
	VSS[081]	VSS[162]	
		VSS[163]	


Merom Ball-out Rev 1a
CONN@




+CPU-CORE Decoupling	C,uF	ESR, mohm	ESL,nH
SPCAP, Polymer	6X330uF	9m ohm/6	1.8nH/6
MLCC 0805 X5R	32X22uF	3m ohm/32	0.6nH/32
	32X10uF	3m ohm/32	0.6nH/32



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2006/12/25		Deciphered Date		2007/12/25		Title	
										Merom (3/3)	
										Size B	
										Document Number	
										ICL50/ICK70 M/B LA-3551P Schematic	
										Date	
										Wednesday, August 15, 2007	
										Sheet 6 of 49	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/12/25	Deciphered Date	2007/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				Date	Wednesday, August 15, 2007
				Sheet	7 of 49
				Rev	Rev
				ICL50/ICK70 M/B LA-3551P Schematic	



Strap Pin Table

CFG[2:0]	011 = 667MT/s FSB 010 = 800MT/s FSB
CFG5	0 = DMI x 2 1 = DMI x 4 * (Default)
CFG9	0 = Lane Reversal Enable 1 = Normal Operation * (Default)
CFG[13:12]	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation * (Default)
CFG16	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled * (Default)
CFG19	0 = Normal Operation 1 = DMI Lane Reversal Enable * (Default)
CFG20 (PCIE/SDVO select)	0 = Only PCIE or SDVO is operational. * (Default) 1 = PCIE/SDVO are operating simu.
SDVO_CTRLDATA	0 = No SDVO Device Present * (Default) 1 = SDVO Device Present

14 DDRA_SDQ[0..63] <-- DDRA_SDQ[0..63]
14 DDRA_SDM[0..7] <-- DDRA_SDM[0..7]
14 DDRA_SMA[0..13] <-- DDRA_SMA[0..13]

15 DDRB_SDQ[0..63] <-- DDRB_SDQ[0..63]
15 DDRB_SDM[0..7] <-- DDRB_SDM[0..7]
15 DDRB_SMA[0..13] <-- DDRB_SMA[0..13]

DDRA_SDQ0 AR43 SA_DQ_0
DDRA_SDQ1 AW44 SA_DQ_1
DDRA_SDQ2 BA45 SA_DQ_2
DDRA_SDQ3 AY46 SA_DQ_3
DDRA_SDQ4 AR41 SA_DQ_4
DDRA_SDQ5 AR45 SA_DQ_5
DDRA_SDQ6 AT42 SA_DQ_6
DDRA_SDQ7 AW47 SA_DQ_7
DDRA_SDQ8 BB45 SA_DQ_8
DDRA_SDQ9 BF48 SA_DQ_9
DDRA_SDQ10 BG47 SA_DQ_10
DDRA_SDQ11 B145 SA_DQ_11
DDRA_SDQ12 BB47 SA_DQ_12
DDRA_SDQ13 BG50 SA_DQ_13
DDRA_SDQ14 BH49 SA_DQ_14
DDRA_SDQ15 BE45 SA_DQ_15
DDRA_SDQ16 AW43 SA_DQ_16
DDRA_SDQ17 BE44 SA_DQ_17
DDRA_SDQ18 BG42 SA_DQ_18
DDRA_SDQ19 BE40 SA_DQ_19
DDRA_SDQ20 BF44 SA_DQ_20
DDRA_SDQ21 BH45 SA_DQ_21
DDRA_SDQ22 BG40 SA_DQ_22
DDRA_SDQ23 BF40 SA_DQ_23
DDRA_SDQ24 AR40 SA_DQ_24
DDRA_SDQ25 AW40 SA_DQ_25
DDRA_SDQ26 AT39 SA_DQ_26
DDRA_SDQ27 AW36 SA_DQ_27
DDRA_SDQ28 AW41 SA_DQ_28
DDRA_SDQ29 AY41 SA_DQ_29
DDRA_SDQ30 AV38 SA_DQ_30
DDRA_SDQ31 AT38 SA_DQ_31
DDRA_SDQ32 AV13 SA_DQ_32
DDRA_SDQ33 AT13 SA_DQ_33
DDRA_SDQ34 AW11 SA_DQ_34
DDRA_SDQ35 AV11 SA_DQ_35
DDRA_SDQ36 AU15 SA_DQ_36
DDRA_SDQ37 AT11 SA_DQ_37
DDRA_SDQ38 BA13 SA_DQ_38
DDRA_SDQ39 BA11 SA_DQ_39
DDRA_SDQ40 BE10 SA_DQ_40
DDRA_SDQ41 BD10 SA_DQ_41
DDRA_SDQ42 BD8 SA_DQ_42
DDRA_SDQ43 AY9 SA_DQ_43
DDRA_SDQ44 BG10 SA_DQ_44
DDRA_SDQ45 AW9 SA_DQ_45
DDRA_SDQ46 BD7 SA_DQ_46
DDRA_SDQ47 BB9 SA_DQ_47
DDRA_SDQ48 BB5 SA_DQ_48
DDRA_SDQ49 AY7 SA_DQ_49
DDRA_SDQ50 AT5 SA_DQ_50
DDRA_SDQ51 AT7 SA_DQ_51
DDRA_SDQ52 AY6 SA_DQ_52
DDRA_SDQ53 BB7 SA_DQ_53
DDRA_SDQ54 AR5 SA_DQ_54
DDRA_SDQ55 AR8 SA_DQ_55
DDRA_SDQ56 AR9 SA_DQ_56
DDRA_SDQ57 AN3 SA_DQ_57
DDRA_SDQ58 AM8 SA_DQ_58
DDRA_SDQ59 AN10 SA_DQ_59
DDRA_SDQ60 AT9 SA_DQ_60
DDRA_SDQ61 AN9 SA_DQ_61
DDRA_SDQ62 AM9 SA_DQ_62
DDRA_SDQ63 AN11 SA_DQ_63

DDR SYSTEM MEMORY A

SA_BS_0 BB19 <-- DDRA_SBS0# 14
SA_BS_1 BK19 <-- DDRA_SBS1# 14
SA_BS_2 BE29 <-- DDRA_SBS2# 14
SA_CAS# BL17 <-- DDRA_SCAS# 14
SA_DM_0 AT45 <-- DDRA_SDM0
SA_DM_1 BD44 <-- DDRA_SDM1
SA_DM_2 BD42 <-- DDRA_SDM2
SA_DM_3 AW38 <-- DDRA_SDM3
SA_DM_4 AW13 <-- DDRA_SDM4
SA_DM_5 BG8 <-- DDRA_SDM5
SA_DM_6 AY5 <-- DDRA_SDM6
SA_DM_7 AN6 <-- DDRA_SDM7
SA_DQS_0 AT46 <-- DDRA_SDQS0 14
SA_DQS_1 BE48 <-- DDRA_SDQS1 14
SA_DQS_2 BB43 <-- DDRA_SDQS2 14
SA_DQS_3 BC37 <-- DDRA_SDQS3 14
SA_DQS_4 BB16 <-- DDRA_SDQS4 14
SA_DQS_5 BH6 <-- DDRA_SDQS5 14
SA_DQS_6 BB2 <-- DDRA_SDQS6 14
SA_DQS_7 AP3 <-- DDRA_SDQS7 14
SA_DQS#_0 AT47 <-- DDRA_SDQS0# 14
SA_DQS#_1 BD47 <-- DDRA_SDQS1# 14
SA_DQS#_2 BC41 <-- DDRA_SDQS2# 14
SA_DQS#_3 BA37 <-- DDRA_SDQS3# 14
SA_DQS#_4 BA16 <-- DDRA_SDQS4# 14
SA_DQS#_5 BH7 <-- DDRA_SDQS5# 14
SA_DQS#_6 BC1 <-- DDRA_SDQS6# 14
SA_DQS#_7 AP2 <-- DDRA_SDQS7# 14
SA_MA_0 B119 <-- DDRA_SMA0
SA_MA_1 BD20 <-- DDRA_SMA1
SA_MA_2 BK27 <-- DDRA_SMA2
SA_MA_3 BH28 <-- DDRA_SMA3
SA_MA_4 BL24 <-- DDRA_SMA4
SA_MA_5 BK28 <-- DDRA_SMA5
SA_MA_6 BJ27 <-- DDRA_SMA6
SA_MA_7 BJ25 <-- DDRA_SMA7
SA_MA_8 BL28 <-- DDRA_SMA8
SA_MA_9 BA28 <-- DDRA_SMA9
SA_MA_10 BC19 <-- DDRA_SMA10
SA_MA_11 BE28 <-- DDRA_SMA11
SA_MA_12 BG30 <-- DDRA_SMA12
SA_MA_13 BJ16 <-- DDRA_SMA13
SA_RAS# BE18 <-- DDRA_SRAS# 14
SA_RCVEN# AY20 <-- DDRA_SRCVEN# PAD T13
SA_WE# BA19 <-- DDRA_SWE# 14

CRESTLINE_1p0

PM@

DDRB_SDQ0 AP49 SB_DQ_0
DDRB_SDQ1 AR51 SB_DQ_1
DDRB_SDQ2 AW50 SB_DQ_2
DDRB_SDQ3 AW51 SB_DQ_3
DDRB_SDQ4 AN50 SB_DQ_4
DDRB_SDQ5 AN51 SB_DQ_5
DDRB_SDQ6 AV50 SB_DQ_6
DDRB_SDQ7 AV49 SB_DQ_7
DDRB_SDQ8 BA50 SB_DQ_8
DDRB_SDQ9 BB50 SB_DQ_9
DDRB_SDQ10 BA49 SB_DQ_10
DDRB_SDQ11 BE50 SB_DQ_11
DDRB_SDQ12 BA51 SB_DQ_12
DDRB_SDQ13 AY49 SB_DQ_13
DDRB_SDQ14 BE50 SB_DQ_14
DDRB_SDQ15 BF49 SB_DQ_15
DDRB_SDQ16 BJ50 SB_DQ_16
DDRB_SDQ17 BJ44 SB_DQ_17
DDRB_SDQ18 BJ43 SB_DQ_18
DDRB_SDQ19 BL43 SB_DQ_19
DDRB_SDQ20 BK47 SB_DQ_20
DDRB_SDQ21 BK49 SB_DQ_21
DDRB_SDQ22 BK43 SB_DQ_22
DDRB_SDQ23 BK42 SB_DQ_23
DDRB_SDQ24 BJ41 SB_DQ_24
DDRB_SDQ25 BL41 SB_DQ_25
DDRB_SDQ26 BJ37 SB_DQ_26
DDRB_SDQ27 BJ36 SB_DQ_27
DDRB_SDQ28 BK41 SB_DQ_28
DDRB_SDQ29 BJ40 SB_DQ_29
DDRB_SDQ30 BL35 SB_DQ_30
DDRB_SDQ31 BK37 SB_DQ_31
DDRB_SDQ32 BK13 SB_DQ_32
DDRB_SDQ33 BE11 SB_DQ_33
DDRB_SDQ34 BK11 SB_DQ_34
DDRB_SDQ35 BC11 SB_DQ_35
DDRB_SDQ36 BC13 SB_DQ_36
DDRB_SDQ37 BE12 SB_DQ_37
DDRB_SDQ38 BC12 SB_DQ_38
DDRB_SDQ39 BG12 SB_DQ_39
DDRB_SDQ40 BJ10 SB_DQ_40
DDRB_SDQ41 BL9 SB_DQ_41
DDRB_SDQ42 BK5 SB_DQ_42
DDRB_SDQ43 BL5 SB_DQ_43
DDRB_SDQ44 BK9 SB_DQ_44
DDRB_SDQ45 BK10 SB_DQ_45
DDRB_SDQ46 BJ8 SB_DQ_46
DDRB_SDQ47 BJ6 SB_DQ_47
DDRB_SDQ48 BF4 SB_DQ_48
DDRB_SDQ49 BH5 SB_DQ_49
DDRB_SDQ50 BC1 SB_DQ_50
DDRB_SDQ51 BC2 SB_DQ_51
DDRB_SDQ52 BK3 SB_DQ_52
DDRB_SDQ53 BE4 SB_DQ_53
DDRB_SDQ54 BD3 SB_DQ_54
DDRB_SDQ55 BJ2 SB_DQ_55
DDRB_SDQ56 BA3 SB_DQ_56
DDRB_SDQ57 BB3 SB_DQ_57
DDRB_SDQ58 AR1 SB_DQ_58
DDRB_SDQ59 AT3 SB_DQ_59
DDRB_SDQ60 AY2 SB_DQ_60
DDRB_SDQ61 AY3 SB_DQ_61
DDRB_SDQ62 AU2 SB_DQ_62
DDRB_SDQ63 AT2 SB_DQ_63




DDR SYSTEM MEMORY B

SB_BS_0 AY17 <-- DDRB_SBS0# 15
SB_BS_1 BG18 <-- DDRB_SBS1# 15
SB_BS_2 BG36 <-- DDRB_SBS2# 15
SB_CAS# BE17 <-- DDRB_SCAS# 15
SB_DM_0 AR50 <-- DDRB_SDM0
SB_DM_1 BD49 <-- DDRB_SDM1
SB_DM_2 BK45 <-- DDRB_SDM2
SB_DM_3 BL39 <-- DDRB_SDM3
SB_DM_4 BH12 <-- DDRB_SDM4
SB_DM_5 BJ7 <-- DDRB_SDM5
SB_DM_6 BE3 <-- DDRB_SDM6
SB_DM_7 AW2 <-- DDRB_SDM7
SB_DQS_0 AT50 <-- DDRB_SDQS0 15
SB_DQS_1 BD50 <-- DDRB_SDQS1 15
SB_DQS_2 BK46 <-- DDRB_SDQS2 15
SB_DQS_3 BK39 <-- DDRB_SDQS3 15
SB_DQS_4 BJ12 <-- DDRB_SDQS4 15
SB_DQS_5 BL7 <-- DDRB_SDQS5 15
SB_DQS_6 BE2 <-- DDRB_SDQS6 15
SB_DQS_7 AV2 <-- DDRB_SDQS7 15
SB_DQS#_0 AU50 <-- DDRB_SDQS0# 15
SB_DQS#_1 BC50 <-- DDRB_SDQS1# 15
SB_DQS#_2 BL45 <-- DDRB_SDQS2# 15
SB_DQS#_3 BK38 <-- DDRB_SDQS3# 15
SB_DQS#_4 BK12 <-- DDRB_SDQS4# 15
SB_DQS#_5 BK7 <-- DDRB_SDQS5# 15
SB_DQS#_6 BE2 <-- DDRB_SDQS6# 15
SB_DQS#_7 AV3 <-- DDRB_SDQS7# 15
SB_MA_0 BC18 <-- DDRB_SMA0
SB_MA_1 BG28 <-- DDRB_SMA1
SB_MA_2 BG25 <-- DDRB_SMA2
SB_MA_3 AW17 <-- DDRB_SMA3
SB_MA_4 BE25 <-- DDRB_SMA4
SB_MA_5 BA29 <-- DDRB_SMA5
SB_MA_6 BC28 <-- DDRB_SMA6
SB_MA_7 AY28 <-- DDRB_SMA7
SB_MA_8 BD37 <-- DDRB_SMA8
SB_MA_9 BK17 <-- DDRB_SMA9
SB_MA_10 BE37 <-- DDRB_SMA10
SB_MA_11 BA39 <-- DDRB_SMA11
SB_MA_12 BG13 <-- DDRB_SMA12
SB_MA_13 BG13 <-- DDRB_SMA13
SB_RAS# AV16 <-- DDRB_SRAS# 15
SB_RCVEN# AY18 <-- DDRB_SRCVEN# PAD T14
SB_WE# BC17 <-- DDRB_SWE# 15


CRESTLINE_1p0


PM@


Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2006/12/25		Deciphered Date		2007/12/25		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Crestline GMCH (3/7)-DDR II					
						Size	Document Number			Rev	
						B	ICL50/ICK70 M/B LA-3551P Schematic			attc	
						Date:		Wednesday, August 15, 2007		Sheet	9




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2006/12/25	Deciphered Date	2007/12/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Crestline GMCH (4/7)-VGA/LVDS/TV		
				Size	Document Number	Rev
				Customer: IC50/ICK70 M/B LA-3551P Schematic		
				Date:	Wednesday, August 15, 2007	Sheet 10 of 49







Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2006/12/25		Deciphered Date		2007/12/25		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Crestline GMCH (7/7)-GND								
		Size B	Document Number ICL50/ICK70 M/B LA-3551P Schematic						Rev	
		Date:	Wednesday, August 15, 2007				Sheet	13	of	49





FSLC CLKSEL2	FSLB CLKSEL1	FSLA CLKSEL0	CPU MHz	SRC MHz	PCI MHz
0	1	0	200	100	33.3
0	1	1	166	100	33.3

Table : ICS9LPR365

CLK_REQ#	Control	Free-Run
CR#_A(WLAN)	PCIEX2	PCIEX0
CR#_B(MCH)	PCIEX4	PCIEX1
CR#_G(NEW CARD)	PCIEX9	
CR#_H(MINI CARDII)	PCIEX10	


SRC6(VGA_CLK): Discrete VGA[Enable] UMA[Disable]








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/12/25	Deciphered Date	2007/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				Date:	Wednesday, August 15, 2007
				Sheet	16 of 49

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2006/12/25	Deciphered Date	2007/12/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				MXM Connector		
				Size	Document Number	Rev
				B	ICL50/ICK70 M/B LA-3551P Schematic	0
				Date	Wednesday, August 15, 2007	Sheet 17 of 49


LCD POWER CIRCUIT



LCD/PANEL BD. Conn.





DVI-D Connector




Security Classification		Compal Secret Data		Title	
Issued Date	2006/12/25	Deciphered Date	2007/12/25	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Rev
				ICL50/ICK70 M/B LA-3551P Schematic	Thursday, August 23, 2007
				Sheet	18 of 49

CRT Connector



TV-OUT Conn.



Place closed to chipset






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/12/25	Deciphered Date	2007/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				Date: Wednesday, August 15, 2007	Rev 19 of 49

CRT & TV-OUT Connector


ICL50/ICK70 M/B LA-3551P Schematic




25 PCI_AD[0..31]





A16 Swap Override Strap	
PCI_GNT#3	Low= A16 swap override Enable High= Default*






Boot BIOS Strap		
PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC*













IDE_CSEL
Grounding for Master (When use SATA HDD)
Open or High for Slaver (Normal)




SATA HDD Conn.(SAS Connector)



First HDD for 15.4"




2nd HDD for 17"

Security Classification		Compal Secret Data		Title	
Issued Date	2006/12/25	Deciphered Date	2007/12/25	HDD & ODD Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				ICL50/ICK70 M/B LA-3551P Schematic	
				Date:	Wednesday, August 15, 2007
				Sheet	24 of 49

LAN BCM5787M


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/12/25	Deciphered Date	2007/12/25	Title	LAN BCM5787M
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				B	
				ICL50/ICK70 M/B LA-3551P Schemati	
Date:		Wednesday, August 15, 2007		Sheet	26 of 49

LAN BCM5787M



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/12/25	Deciphered Date	2007/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				Date	Wednesday, August 15, 2007
				Sheet	27 of 49
				Rev	1
				ICL50/ICK70 M/B LA-3551P Schematic	


For Wireless LAN




Mini Card Power Rating

Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)

For TV-Tuner/HW MPEG




To USB/B Connector




AV-IN Connector
CIR

FOR EMI


New Card Power Switch




New Card Socket (Left/TOP)




Bluetooth Conn.






USB CONN. (Stack-up Type)






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2006/12/25	Deciphered Date	2007/12/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size B		Document Number	Rev
		ICL50/ICK70 M/B LA-3551P Schematic		Date: Wednesday, August 15, 2007	Sheet 29 of 49




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/12/25	Deciphered Date	2007/12/25	Title	EC ENE KB925(Reserved)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number ICL50/ICK70 M/B LA-3551P Schematic
				Date: Wednesday, August 15, 2007	Rev 1
				Sheet 31 of 49	




INT_KBD Conn.





Compal Footprint



15" ONLY





To BTN/B Conn.



FOR EMI

	KSO0	(Acadia 960)
KSI1	WL_BTN#	WL_BTN#
KSI2	BT_BTN#	VOL_DOWN
KSI3	EMAIL_BTN#	VOL_UP
KSI4	IE_BTN#	N/A
KSI5	E-KEY_BTN#	E-KEY_BTN#



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/12/25	Deciphered Date	2007/12/25	Title	BIOS, I/O Port & K/B Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number ICL50/ICK70 M/B LA-3551P Schematic
				Date	Monday, August 20, 2007
				Sheet	32 of 49

