


VER : 1A

ZR7B SYSTEM BLOCK DIAGRAM

BOM P/N	Description
31ZR7MB0000	ZR7B MB (UMA, BT) W/O CPU
31ZR7MB0010	ZR7B MB (SG, MADS, SAM, BT, 3G) W/O CPU



Reference	Description
IV@	for UMA only SKU
SW@	for Switchable Graphic only SKU
MP@	for Madison & Park different parts
VRAM@	for different VRAM parts
3G@	for 3G function
*	do not stuff


ISL88731A Battery Charger P38	UP6111AQDD +1.05V P42	ISL62881HRZ-T +V GFX_AXG P46
RT8206B 3V/5V P39	RT8207A +1.5V_SUS P43	TPS54418RTE x2 +1.8V/+1V P47
ISL62882 CPU core P40	MAX8792ETD+T +V GPU_CORE P44	Discharger P47
UP6111AQDD +1.1V_VTT P41	ISL62872 +V GPU_IO P45	Thermal Protection P48

**Quanta Computer Inc.**
PROJECT : ZR7B


Size: 1A
Document Number: 1A
Date: Friday, March 05, 2010
Sheet: 1 of 50

Block Diagram
Rev 1A

GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable

Thermal Follow Chart






CPU_CLK select




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus








CLK Enable




Quanta Computer Inc.
PROJECT : ZR7B


Size	Document Number	Rev
	Clock Generator	1A
Date:	Friday, March 05, 2010	Sheet 3 of 50



Scan Chain (Default)	STUFF -> R469, R491, R507 NO STUFF -> R489, R490
CPU Only	STUFF -> R490, R491 NO STUFF -> R469, R489, R507
GMCH Only	STUFF -> R489, R507 NO STUFF -> R491, R490, R469


AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)





AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)

AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)



Note:
For Validating IMVP VR R6451 should be STUFF
and R2N1 NO STUFF

```
HFM_VID : Max 1.4V
LFM_VID : Min 0.65V
```




Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number AUBURND 3/4 (PWR)	Rev 1A
Date:	Friday, March 05, 2010	Sheet 6 of 50

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)


AUBURNDALE/CLARKSFIELD PROCESSOR (RESERVED, CFG)





Processor Strapping

	1	0	DEFAULT	
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled	1	CFG0 R186 $\sim$ 3.01K NC
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed	1	CFG3 R169 $\sim$ 3.01K/F 4
CFG4 (Embedded Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port	1	CFG4 R162 $\sim$ 3.01K
T h b e t p e t p e				CFG7 R172 $\sim$ 3.01K/F 4


IBEX PEAK-M (LVDS, DDI)




System PWR_OK




RTC Circuitry




HDA Bus



PCH SPI




HDA_SYNC (PCH strap pin)
Internal weak pull-down
VCCVRM=>+1.8V (default)
external pull-up
VCCVRM=>+1.5V



PCH Strap Pin Configuration Table-1

INTVRMEN	Integrated 1.05V VRM Enable / Disable	1 = Integrated VRM is enabled 0 = Integrated VRM is disabled	+VCCRTC R593 330K 6 PCH INVRMEN
SPI_MOSI	TPM Functionality Disable	1 = Enabled 0 = Disabled	+3V R529 1K 4 SPI SI_R
SPKR	Reboot option at power-up	0 = Default Mode (Internal weak Pull-down) 1 = No Reboot Mode with TCO Disabled	+3V R522 1K/F 4 SPKR
HDA_DOCK#EN / GPIO33	Flash Descriptor Security Override	0 = Flash Descriptor Security will be overridden 1 = Security measure defined in the Flash Descriptor will be enabled	PCH GPIO33 R296 1K/F 4 R298 1K/F 4 R297 1K/F 4 R295 1K/F 4
GNT0#, GNT1#	Boot BIOS Strap	(0,0) = LPC (0,1) = Reserved NAND (1,0) = PCI (1,1) = SPI	R455 1K 4 R456 1K 4 R457 1K 4 R458 1K 4
GNT2# / GPIO53	ESI Strap (Server Only)	ESI compatible mode is for server platforms only	<10,26> PWM_SELECT# R289 1K/F 4
GNT3# / GPIO55	Top-Block Swap Override	0 = Top Block Swap Mode 1 = Default Mode (Internal pull-up)	<3> PCI_GNT3# R528 10K/F 4
NV_ALE	IntelR Anti-Theft Technology HDD Data Protection (Intel AT-d) Enable	1 = Enabled 0 = Disabled (Default)	<10> NV_ALE R225 1K/F 4 +1.8V
NV_CLE	DMI Termination Voltage. Weak internal pull-up. Do not pull low.	DMI termination voltage. Weak internal pull-up. Do not pull low.	<10> NV_CLE R224 1K/F 4 +1.8V
GPIO8	Reserved	This signal has a weak internal pull up. NOTE: This signal should not be pulled low	+3V_GPIO8 R302 10K 4 +3V_SS R295 1K 4
GPIO15	Reserved	0 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality	CR_WAKE# R266 1K 4 +3V_SS
GPIO27	On-Die PLL Voltage Regulator <internal weak pull-up>	0 = Disables the VccVRM. 1 = Enables the internal VccVRM to have a clean supply for analog rails.	<11> PCH_GPIO27 R247 10K 4



U36F

TP37 BMBUSY# Y3

<37> SIO_EXT_SMI# C38

<37> SIO_EXT_SCI# D37

TP38 BOARD_ID0 J32

<9> RSV_GPIO8 F10

TP18 LAN_DISABLE# K9

<9> CR_WAKE# T7

dGPU_PWROK F38

GPIO22 Y7

TP24 PCH_GPIO27 AB12

<9> PCH_GPIO27 V13

STP_PCI# M11

<21,44> dGPU_VRON V6

<39> dGPU_PWR_EN# AB7

TP10 dGPU_PRSENT# AB13

GPIO38 V3

SAVE_LED# P3

GPIO45 H3

<36> RST_GATE# F1

SV_SET_UP AB6

SATA5GP AA4

GPIO57 F8

R256 Short 4

FAN control

TP11

TP10

TP9

TP8

TP7

TP6

TP5

TP4

TP3

TP2

TP1

TP24

C10

TP INT3_3V

TP11

TP24

TP1

TP2

TP3

TP4

TP5

TP6

TP7

TP8

TP9

TP10

TP11

TP12

TP13

TP14

TP15

TP16

TP17

TP18

TP19

NC_1

NC_2

NC_3

NC_4

NC_5

TP11

TP24

TP1

TP2

TP3

TP4

TP5

TP6

TP7

TP8

TP9

TP10

TP11

TP12

TP13

TP14

TP15

TP16

TP17

TP18

TP19

NC_1

NC_2

NC_3

NC_4

NC_5

TP11

TP24

TP1

TP2

TP3

TP4

TP5

TP6

TP7

TP8

TP9

TP10

TP11

TP12

TP13

TP14

TP15

TP16

TP17

TP18

TP19

NC_1

NC_2

NC_3

NC_4

NC_5

TP11

TP24

TP1

TP2

TP3

TP4

TP5

TP6

TP7

TP8

TP9

TP10

TP11

TP12

TP13

TP14

TP15

TP16

TP17

TP18

TP19

NC_1

NC_2

NC_3

NC_4

NC_5

TP11

TP24

TP1

TP2

TP3

TP4

TP5

TP6

TP7

TP8

TP9

TP10

TP11

TP12

TP13

TP14

TP15

TP16

TP17

TP18

TP19

NC_1

NC_2

NC_3

NC_4

NC_5

TP11

TP24

TP1

TP2

TP3

TP4

TP5

TP6

TP7

TP8

TP9

TP10

TP11

TP12

TP13

TP14

TP15

TP16

TP17

TP18

TP19

NC_1

NC_2

NC_3

NC_4

NC_5

TP11

TP24

TP1

TP2

TP3

TP4

TP5

TP6

TP7

TP8

TP9

TP10

TP11

TP12

TP13

TP14

TP15

TP16

TP17

TP18

TP19

NC_1

NC_2

NC_3

NC_4

NC_5

TP11

TP24

TP1

TP2

TP3

TP4

TP5

TP6

TP7

TP8

TP9

TP10

TP11

TP12

TP13

TP14

TP15

TP16

TP17

TP18

TP19

NC_1

NC_2

NC_3

NC_4

NC_5

TP11

TP24

TP1

TP2

TP3

TP4

TP5

TP6

TP7

TP8

TP9

TP10

TP11

TP12

TP13

TP14

TP15

TP16

TP17

TP18

TP19

NC_1

NC_2

NC_3

NC_4

NC_5

TP11

TP24

TP1

TP2

TP3

TP4

TP5

TP6

TP7

TP8

TP9

TP10

TP11

TP12

TP13

TP14

TP15

TP16

TP17

TP18

TP19

NC_1

NC_2

NC_3

NC_4

NC_5

TP11

TP24

TP1

TP2

TP3

TP4

TP5

TP6

TP7

TP8

TP9

TP10

TP11

TP12

TP13

TP14

TP15

TP16

TP17

TP18

TP19

NC_1

NC_2

NC_3

NC_4

NC_5

TP11

TP24

TP1

TP2

TP3

TP4

TP5

TP6

TP7

TP8

TP9

TP10

TP11

TP12

TP13

TP14

TP15

TP16

TP17

TP18

TP19

NC_1

NC_2

NC_3

NC_4

NC_5

TP11

TP24

TP1

TP2

TP3

TP4

TP5

TP6

TP7

TP8

TP9

TP10

TP11

TP12

TP13

TP14

TP15

TP16

TP17

TP18

TP19

NC_1

NC_2

NC_3

NC_4

NC_5

TP11

TP24

TP1

TP2

TP3

TP4

TP5

TP6

TP7

TP8

TP9

TP10

TP11

TP12

TP13

TP14

TP15

TP16

TP17

TP18

TP19

NC_1

NC_2

NC_3

NC_4

NC_5

TP11

TP24

TP1

TP2

TP3

TP4

TP5

TP6

TP7

TP8

TP9

TP10

TP11

[illegible]


Signal	Pin	Value	Unit
TP_PCH_GPIO28	R511	10K	4
GPIO45	R537	10K	4
RST_GATE#	R322	10K	4
GPIO57	R309	10K	4
LAN_DISABLE#	R279	10K	4
SIO_EXT_SMI#	R299	10K	4
SIO_EXT_SCI#	R570	10K	4
dGPU_PWR_EN#	R251	10K	4
SIO_RCIN#	R515	10K	4
SIO_A20GATE	R514	10K	4
dGPU_HOLD_RST#	R246	10K	4
SATA5GP	R250	10K	4
GPIO22	R262	10K	4
SAVE_LED#	R521	10K	4
STP_PCI#	R274	10K	4
GPIO38	R497	10K	4
BMBUSY#	R252	8.2K	4
SV_SET_UP	R257	10K	4

GPIO57 stuff PD and not stuff PU for Intel_suggestion at 6/1


The diagram shows a circuit for GPIO57. At the top, a red line labeled "GPIO57" is connected to a 10K resistor (R301), which is then connected to ground. Below this, a dashed box contains a circuit with resistors R575, R759, R239, and SW@10K, and components BOARD ID0, *IGPU PRSNT#, and dGPU always exist.

BOARD_ID0	High = JV41/JM41 Low = JM51
RSV_GPIO8	High = Disable Low = Enable


IBEX PEAK-M (POWER)



```
VRM enable by strap pin GPIO27
which supply clean 1.05V for
[VCCACLK,VCCAPLLEXP,VCCFDIPLL,VCCSATAPLL]
```





```
HDA_SYNC (PCH strap pin)
Internal weak pull-down
VCCVRM=>+1.8V (default)
external pull-up
VCCVRM=>+1.5V
```





Quanta Computer Inc.
PROJECT : ZR7B

Size	Document Number	Rev
	IBEX PEAK-M 5/6	1A
Date:	Friday, March 05, 2010	Sheet 12 of 50


IBEX PEAK-M (GND)




Quanta Computer Inc.
PROJECT : ZR7B





Place these Caps near So-Dimm0.





```
1 => +3V_D
2 => +VGPU_CORE
3 => +VGPU_IO
4 => +1V
5 => +1.5V_GPU
6 => +1.8V_GPU
7 => dGPU_PWROK
```






CHANNEL A: 512MB DDR3 (64M*16*4pcs)

Park, M92M Use Channel B Memory Interface Only

<18> VMA_DQ[63..0] VMA DQ[63..0]
 <18> VMA_DM[7..0] VMA DM[7..0]
 <18> VMA_RDQS[7..0] VMA RDQS[7..0]
 <18> VMA_WDQS[7..0] VMA WDQS[7..0]

QSA[7..0]
 QSA#[7..0]




TOP Left

BOT Left


BOT Right

TOP Right


Group-A0 VREF




Group-A1 VREF




MEM_A0 CLK




Group-A0 decoupling CAP



Group-A1 decoupling CAP






MEM_A1 CLK



Quanta Computer Inc.
 PROJECT : ZR7B

For DDR3, MVDDQ = 1.5V (7.5A)








Quanta Computer Inc.
PROJECT : ZR7B

Size	Document Number	Rev
	Madison/Broadway (DP_PWR/GND)	1A
Date:	Friday, March 05, 2010	Sheet 22 of 50

PIN STRAPS



Memory Aperture size	
GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB


ROM Table		
EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX M25P10A : 101	000	See Memory Aperture size
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM





DDR3 Memory Aperture size

DDR3 Memory Aperture size

Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	512MB	1	1	0
			1GB	1	0	0
			2GB	1	0	1
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	512MB			
			1GB	0	0	0
AMD	K4W2G1646B-HC12	AKD5MGGT500	2GB	0	0	1
	23EY2387MA12-SZ		1GB	0	1	0



Thermal Sensor

NS	none
WINDBOND	AL83L771K02
GMT	AL000780003




RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.

IV@
SW@

[illegible][illegible]


dGPU_SELECT#	Output
L	EV_LVDS
H	INT_LVDS

[illegible]


The schematic diagram illustrates the internal circuit of the LID591# EC. It features a 3V supply connected to a network of resistors and transistors. Resistor R41 (10K_4) is connected to the 3V supply and the BL_ON signal. Resistor R46 (100K_4) is connected to the LVDS_BLN signal and the base of transistor Q3 (2N7002K). Transistor Q3 is connected to the base of transistor Q2 (2N7002K). Transistor Q2 is connected to the BL_ON signal and the base of transistor Q1 (DTC144EUA). Transistor Q1 is connected to the EC_FPBACK# signal. A diode D3 (BAS316) is connected to the BL_ON signal and the LID591# signal. A diode D4 (LID591#) is connected to the LID591# signal and the EC_FPBACK# signal.

I@ HDMI LEVEL SHIFTER


IV@
SW@
SP@




SW@HDMI-detect




I2C




Switchable Graphic HDMI source




ESD Protect





HDMI connector



Giga-LAN AR8151







MINI-CARD WLAN(MPC)

+3.3V: 1000mA
+3.3Vaux: 330mA
+1.5V: 500mA

Check LED signal. (active high or low)

H=5.6mm



LTS AAA-PCI-046-K01



MINI-CARD 3G(MNC)Reserve for JV41-CP


H=7.0mm

3G@LTS AAA-PCI-049-K01




A: (10/17)FAE confirm:
3G module need +3VSUS and no need +1.5V and no need SMBUS

SIM CARD(RFM)Reserve for JV41-CP




SIM CARD SIGNALS
ROUTE PARALLEL

The value of the capacitor is suggest by Siemens HQ expert.
For against 900MHz RF interference. The value of capacitor is 27pF.
For against 1900MHz RF interference. The value of capacitor is 10pF.
1nF/10nF value capacitor use for against ESD purpose.




Closed JSIM1




7/15 modify


MAIN SATA HDD



EE RETURN-PATH CAPACITORS




ODD (SATA)



ODD POWER(ODD)

Connect to PCH(GPIO21) pin Y9 and EC pin28 (GPIO53)




Quanta Computer Inc.

PROJECT : ZR7B


Size	Document Number	Rev
	SATA-HDD/ODD/USB-ESATA	1A

Date: Friday, March 05, 2010 Sheet 29 of 50


MIC



Internal Speaker



HP/SPDIF



Quanta Computer Inc.

PROJECT : ZR7B

AMP /AUDIO JACK CONN

Size	Document Number
------	-----------------


Date: Friday, March 05, 2010

Sheet 31 of 50


Rev
1A

CARD READER Controller


4 IN 1 CARD READER (MMC)




Close to CN14 pin 14 & pin23
4.7u CAP close to pin23



Main	DFHD36MS006
Second	DFHD36MS012



Close to connector



Quanta Computer Inc.

PROJECT : ZR7B

AU6433 CardReader

Size


Document Number

Date: Friday, March 05, 2010

Sheet 32 of 50

Rev

POWER BOARD CONN(UIF)





LED


POWER



Battery




SW /B




 Quanta Computer Inc. PROJECT : ZR7B		Size	Document Number	Rev
				1A
POWER/MMB/LAUNCH/LED				
Date:	Friday, March 05, 2010	Sheet	33	of 50



USB



BLUETOOTH CONNECTOR



USB/B



R230, R229, R321, R324, R316, R314, R306, R297







Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	USB/ BT	1A






Date: Friday, March 05, 2010 Sheet 34 of 50




Quanta Computer Inc.
PROJECT : ZR7B

Size	Document Number	Rev
		1A
Date:	Friday, March 05, 2010	Sheet 35 of 50


The schematic diagram illustrates the power supply section of the ADXL055 evaluation board. It features two input lines, VIN and VIN_SRC, which are connected to a network of capacitors. The capacitors are labeled with their values and footprints: C813 (10u/25V_1206), C814 (10u/25V_1206), C815 (10u/25V_1206), C821 (10u/25V_1206), C817 (10u/25V_1206), C823 (1u/25V_6), C824 (1u/25V_6), C825 (1u/25V_6), C826 (1u/25V_6), C827 (1u/25V_6), and C822 (10u/25V_1206). A 3V regulator is represented by C828 (2200p/50V_4). A green box highlights the VDC section, which includes capacitors EC1 (22u/25V_12), EC2 (22u/25V_12), C818 (10u/25V_1206), C819 (10u/25V_1206), C820 (10u/25V_1206), and C816 (10u/25V_1206). The diagram is labeled with component values like 10u/25V_1206 and 2200p/50V_4.






[PWM]

PR71, PR72, PR73, PR74, PR75, PR76, and PR77 deleted





5	4	3	2	1
---	---	---	---	---



```
AO1718 Rds(on)=3~4.3mOhm
L(ripple current)
=(19-1.05)*1.05/(1u*272k*19)
~3.64A
4.3m*18=RILIM*20uA
RILIM=3.87K --- 3.92K
```

 Quanta Computer Inc. PROJECT : ZR7				
Size	Document Number +VTT (UP6111A)			Rev 1A
Date:	Friday, March 05, 2010	Sheet	41	of 50





Frequency(PR220=200K) 300K

Madison VID Table

VID1	VID2		+VCC_GFX_CORE
VCORE1.2ID0	VCORE1.2ID1		
LOW (0)	LOW (0)		1.05V
HIGH (1)	LOW (0)		1.0V
LOW (0)	HIGH (1)		0.95V
HIGH (1)	HIGH (1)		0.90V


PR127 = 44.2K
PR129 = 49.9K
PR123 = 470K
PR5 = 220K

PARK VID Table

VID1	VID2		+VCC_GFX_CORE
VCORE1.2ID0	VCORE1.2ID1		
LOW (0)	LOW (0)		1.12V
HIGH (1)	LOW (0)		1.05V
LOW (0)	HIGH (1)		0.95V
HIGH (1)	HIGH (1)		0.90V

PR127 = 39.2K CS33922FB15
PR129 = 49.9K CS43322FB15
PR123 = 332K CS41302FB00
PR5 = 130K


[PWM]









Quanta Computer Inc.
PROJECT : ZR7


Size	Document Number +VGPU_IO(ISL62872)	Rev 1A
Date:	Friday, March 05, 2010	Sheet 45 of 50



DCR=1.6~1.8mOhm
Load Line=7mV/A
1.6m*0.6168=0.986m
0.986m/.49K=396p
392p*2*8.87K=7.03m
OCF
20u/2*2.49K=24.9m
24.9m/0.6168=40.3m
40.3m/1.6m=25.2A

1. Level 1 Environment-related Substances should NEVER be used.
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.





Quanta Computer Inc.

PROJECT : ZR7

Size	Document Number	Rev
	Thermal Protection	1A
Date:	Friday, March 05, 2010	Sheet 48 of 50

