






ZE6 Block Diagram






DDR STD (DDR)





**Quanta Computer Inc.**
PROJECT : ZE6


Size	Document Number	Rev
	DDR3 SO-DIMM-0	1A

Date: Friday, March 11, 2011Sheet 3 of 35











NOTE :
 1. CPUSLP# is supported only on nettop platforms.



Quanta Computer Inc.
PROJECT : ZE6

Size	Document Number	Rev
	Tiger Point Sata/Host	1B
Date:	Friday, March 11, 2011	Sheet 9 of 35




ACZ_SDOOUT (INT PD)	ACZ_SYNC (INT PD)	Description
0	0	4 × 1s
1	0	Reserved
0	1	Reserved
1	1	1 × 4s(1 port/4 lanes)


INTVRMEN	
1	Enable internal VccSus1_5 VRM (default)
0	Disable

 Quanta Computer Inc. PROJECT : ZE6		
Size	Document Number	Rev
TigerPoint GPIO		
Date:	Friday, March 11, 2011	Sheet 11 of 35

<Layout note>
Place 0402 caps close to ball
Place 0603/0805 caps close to ICH







1. Level 1 Environment-related Substances should NEVER be used.
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.



- 1.Level 1 Environment-related Substances Should NEVER be Used.
- 2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

		Quanta Computer Inc.	
PROJECT : ZE6		Rev 1B	
TigerPoint GND			
Date:	Friday, March 11, 2011	Sheet	13 of 35

HALL SENSOR(HSR)



[4] CRT_R_

[4] CRT_G_

[4] CRT_B_





+3V

C38
0.1uF/20V_



C43
0.1uF/20V_

+3V

C49
0.1uF/20V_



Codec(ADO




Power (ADO)


Demodulation Filter L17 Place close to Codec




Mute(ADO)




HEADPHONE





System MIC



Internal Analog MIC



Internal Speaker




Enable USB Charger				
	AC	DC (battery > Setting%)	DC (battery < Setting%)	S4/S5
Charge Feature	O	O	X	X
Wake Feature	X	X	X	


Disable USB Charger				
	AC	DC (battery > Setting%)	DC (battery < Setting%)	S4/S5
Charge Feature	O	X	X	X
Wake Feature	O	O	O	


Note 1 Devices can be charged or not should same as other USB ports


Note.1 Devices can be charged or not should same as other USB ports




USB(USB)

















1	GND	11	HWPQ_1.5V	21	HWPQ
2	NBSWON#	12	MAINON	22	VRON
3	SS_ON	13	+3V	23	VCORE
4	+3V_SS	14	+5V	24	VR_PWRGD_CK410#
5	+5V_SS	15	+1.05V	25	INVP_PWRGD
6	BC_RSRBST#	16	+1.5V	26	BCFWROK
7	DNBSWON#	17	HWPQ_1.05V	27	TPT_PWRGD
8	SUBON	18	+1.8V	28	H_PWRGD
9	+3VBUS	19	VCCGFX	29	PLTRST#
10	+1.5VBUS	20	HWPQ_VCCGFX	30	RESERVE





[4] H_PROCHOT#

[4,25,30] SYS_SHDN#


+1.05V


PR8 *68/F 4

PR9 *0 4


PR141 *0 4


+5








 Quanta Computer Inc. PROJECT : ZE6		
Size	Document Number DDR 1.5V(TPS51116)	Rev 1A
Date: Friday, March 11, 2011	Sheet 27 of 35	












POWER	Distribution
VIN	LCD Backlight
VCC_CORE	CPU
+5V9CU	USB Connector
+5V_S5	TPT, TPT
+5V	TPT, CRT, TouchPad, Codec, SATA, FAN, HDMI
+3V9CU	RTC, Hall Sensor, Light Sensor, EC, BIOS
+3V_S5	TPT, LAN, LAN EEPROM, RJ45 LED
+3VSUS	3G
+3V	CLK_GEN, CPU, TPT, LCD, CCD, DMIC, BT, Codec, WLAN/Wimax, Card reader, EC, DDR, HDMI
+1.5VSUS	DDR
+1.8V	CPU, HDMI
+1.5V	CPU, TPT
+0.75V_DDR_VTT	DDR
+SMDR_VREF	CPU, DDR
+1.05V	CLK_GEN, CPU, TPT
VCCGFX	CPU
+2.5V	HDMI



*Note: EC will sampling SUSB# & SUSC# every 5ms.

ICH SMBUS Table

	CLK GEN	RAM	Mini Card (WLAN)	Mini Card (3G)
(SMB_DATA)/(SMB_CLK) (+3V_S5)	V	V	V	V
Power Plane	+3V	+3V	+3V	+3V_SUS
MOS CKT (Level shift)	Stuff	Stuff	*Reserve	Stuff

*Reserve: There is not SMBUS function in AVL

EC SMBUS Table

	Battery	CPU thermal Sensor	
EC781 SDA1 / SCL1 (+3VPCU)	V		
EC781 SDA2 / SCL2 (+3V)		V	
EC781 SDA3 / SCL3 (+3VPCU)			
Power Plane	+3VPCU	+3V	
MOS CKT (Level shift)	X	X	

SLP_S3#(SUSB#):
Control non-critical power plane when system into S3(Suspend to RAM)/S4(Suspend to Disk)/S5(Soft off).
SLP_S4#(SUSC#):
Control non-critical power plane when system into S4(Suspend to Disk)/S5(Soft off).Used to control DRAM power

