


Project code: 91.4HX01.001
PCB P/N : 48.4HX01.0SB
REVISION : SB



SJV10-NL	
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Block Diagram	
Size A3	Document Number SJV10-NL
Date: Tuesday, January 05, 2010	Sheet 1 of 42 Rev -1


RS880:
1, $0 < (+3.3V) - (+1.8V) < 2.1$
2, +1.8V ramp before +1.1V
3. +1.1V ramp before VCC_NB



PCIE Routing

SJV10-NL


 緯創資通		Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size	Document Number		Rev
A2	SJV10-NL		-1
Date: Tuesday, January 05, 2010		Sheet 2 of	42



* RS880M can be used as clock buffer to output two PCIe reference clocks
By default, chip will configured as input mode, BIOS can program it to output mode.

SEL_27 REF2	1	27MHz non-spreading singled clock on pin 5 and 27MHz spread clock on pin 6
	0*	100MHz differential spreading SRC clock
SEL_SATA REF1	1	100MHz non-spreading differential SATA clock
	0*	100MHz differential spreading SRC clock
SEL_HTT66 REF0	1	66MHz 3.3V single ended HTT clock
	0*	100MHz differential HTT clock

CPU_CLK (200MHz)



ASB2

71.TURON.B0U

SJV10-NL

緯創資通				Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
CPU HT LINK I/F (1/4)					
Size	Document Number				Rev
A3	SJV10-NL				-1
Date:	Tuesday, January 26, 2010		Sheet	4	of 42

17 M_A_DQ[63..0]
17 M_A_A[15..0]
17 M_A_DM[7..0]
17 M_A_DQS#[7..0]
17 M_A_DQS[7..0]

18 M_B_DQ[63..0]
18 M_B_A[15..0]
18 M_B_DM[7..0]
18 M_B_DQS#[7..0]
18 M_B_DQS[7..0]

ACPU1B

M_A A15 P30
M_A A14 M29
M_A A13 AG28
M_A A12 P28
M_A A11 T30
M_A A10 AC28
M_A A9 P27
M_A A8 R26
M_A A7 R27
M_A A6 U28
M_A A5 V30
M_A A4 U27
M_A A3 Y30
M_A A2 AB29
M_A A1 W29
M_A A0 AC26

R29
AC29
AE28

MA_ADD15
MA_ADD14
MA_ADD13
MA_ADD12
MA_ADD11
MA_ADD10
MA_ADD9
MA_ADD8
MA_ADD7
MA_ADD6
MA_ADD5
MA_ADD4
MA_ADD3
MA_ADD2
MA_ADD1
MA_ADD0

MA_BANK2
MA_BANK1
MA_BANK0

K30
J29
G29
F30
L30
L30
H30
H30
H30

MA_CHECK7
MA_CHECK6
MA_CHECK5
MA_CHECK4
MA_CHECK3
MA_CHECK2
MA_CHECK1
MA_CHECK0

DDR III: CHANNEL A

M_A DQS7
M_A DQS#7
M_A DQS6
M_A DQS#6
M_A DQS5
M_A DQS#5
M_A DQS4
M_A DQS#4
M_A DQS3
M_A DQS#3
M_A DQS2
M_A DQS#2
M_A DQS1
M_A DQS#1
M_A DQS0
M_A DQS#0

AK18
AJ17
AH17
AG17
Y27
AB27
AB26
W37
W36
P36
M36
D18
F19
E20
E19

MA_CLK_H7
MA_CLK_L7
MA_CLK_H6
MA_CLK_L6
MA_CLK_H5
MA_CLK_L5
MA_CLK_H4
MA_CLK_L4
MA_CLK_H3
MA_CLK_L3
MA_CLK_H2
MA_CLK_L2
MA_CLK_H1
MA_CLK_L1
MA_CLK_H0
MA_CLK_L0

17 M_CLK_DDR0
17 M_CLK_DDR#0
17 M_CLK_DDR1
17 M_CLK_DDR#1

17 M_CKE1
17 M_CKE0

MA1_ODT1
MA1_ODT0
MA0_ODT1
MA0_ODT0

MA1_CS_L1
MA1_CS_L0
MA0_CS_L1
MA0_CS_L0

MA_RAS_L
MA_CAS_L
MA_WE_L

17 DDR3_DRAMRST_A#
17 PM_EXTT#0

MA_RESET_L
FREE[MA_EVENT_L

GENEVA-GP

ACPU1C

M_B A15 P33
M_B A14 P31
M_B A13 AJ33
M_B A12 T32
M_B A11 T31
M_B A10 AD32
M_B A9 T33
M_B A8 V32
M_B A7 U33
M_B A6 V33
M_B A5 V31
M_B A4 W33
M_B A3 Y31
M_B A2 Y33
M_B A1 Y32
M_B A0 AC33

R33
AD33
AE33

MB_ADD15
MB_ADD14
MB_ADD13
MB_ADD12
MB_ADD11
MB_ADD10
MB_ADD9
MB_ADD8
MB_ADD7
MB_ADD6
MB_ADD5
MB_ADD4
MB_ADD3
MB_ADD2
MB_ADD1
MB_ADD0

MB_BANK2
MB_BANK1
MB_BANK0

M_B DQS7
M_B DQS#7
M_B DQS6
M_B DQS#6
M_B DQS5
M_B DQS#5
M_B DQS4
M_B DQS#4
M_B DQS3
M_B DQS#3
M_B DQS2
M_B DQS#2
M_B DQS1
M_B DQS#1
M_B DQS0
M_B DQS#0

AN23
AM23
AN21
AM21
AA33
AB33
AB32
AB31
AB30
AD33
AD32
AD31
AD30
AE33
AE32
AE31

MB_CLK_H7
MB_CLK_L7
MB_CLK_H6
MB_CLK_L6
MB_CLK_H5
MB_CLK_L5
MB_CLK_H4
MB_CLK_L4
MB_CLK_H3
MB_CLK_L3
MB_CLK_H2
MB_CLK_L2
MB_CLK_H1
MB_CLK_L1
MB_CLK_H0
MB_CLK_L0

18 M_CLK_DDR2
18 M_CLK_DDR#2
18 M_CLK_DDR3
18 M_CLK_DDR#3

18 M_CKE3
18 M_CKE2

MB1_ODT1
MB1_ODT0
MB0_ODT1
MB0_ODT0

MB1_CS_L1
MB1_CS_L0
MB0_CS_L1
MB0_CS_L0

MB_RAS_L
MB_CAS_L
MB_WE_L

18 DDR3_DRAMRST_B#
17,18 PM_EXTT#1

DDR III: CHANNEL B

GENEVA-GP

SJV10-NL


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU DDR (2/4)		
Size	Document Number	Rev
A3	SJV10-NL	-1
Date:	Tuesday, January 26, 2010	Sheet 5 of 42




IF 0 ohm IS NOT GOOD ENOUGH, TRY 68.00082.491

LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.







DECOUPLING between CPU and DIMMs
PLACE CLOSE TO CPU AS POSSIBLE












PLACE SATA AC DECOUPLING
CAPS CLOSE TO SB710

SATA HDD



ASB18



Part 2 of 5

SERIAL ATA

HW MONITOR


SB820M-GP

71.SB820.M03



FLASH

HW MONITOR



SJV10-NL

Title		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Size		A3	
Date:		Tuesday, January 26, 2010	
Document Number		SJV10-NL	
Sheet		14 of 42	
Rev		-1	


REQUIRED STRAPS

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4		LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT		EC ENABLED	CLKGEN ENABLED	H,H = Reserved H,L = SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE		EC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	L,H = LPC ROM (Default) L,L = FW H ROM	

DEBUG STRAPS

TPAD14-GP	TP79	PCI_AD23	12
TPAD14-GP	TP80	PCI_AD24	12
TPAD14-GP	TP81	PCI_AD25	12
TPAD14-GP	TP82	PCI_AD26	12
TPAD14-GP	TP83	PCI_AD27	12
TPAD14-GP	TP84	PCI_AD28	12
TPAD14-GP	TP85	PCI_AD29	12

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT





DCBATOUT LCD1

-1 Add C303 0.1uF (78.10491.4FL) by request.



DCBATOUT

POLYSW-1D1A24V-GP
69.50007.A31
69.50007.A41


C303 SC10UL6V6KX-3GP

C304 SC10UL6V6KX-3GP


-1 Change 10u/25V(78.10622.51L) to 4.7u/25V(78.10621.52L)



D MIC Pin	
Pin	Symbol
1	DMIC_DAT
2	3D3V_S0_DMIC
3	DMIC_CLK
4	GND




Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.


Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




CRT I/F & CONNECTOR



Hsync & Vsync level shift





DDC_CLK & DATA level shift



SJV10-NL


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CRT conn	
Size	Document Number	SJV10-NL	
A3		Rev	
Date: Tuesday, January 26, 2010		Sheet 20 of 42	
		-1	



SJV10-NL

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title HDMI conn	
Size A3	Document Number SJV10-NL
Date: Tuesday, February 02, 2010	Sheet 21 of 42
Rev -1	





13 ACZ_SDATAIN0 <<< R165 10R23-2-GP









13 ACZ_BITCLK_AUDIO >>>

13 ACZ_SDATAOUT_AUDIO >>>


-1 Change R166 to reserved D21.



-1 Add R335, EC74-EC79 for AGND connect.








Internal Speaker




SJV10-NL


緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		AUDIO_ALC271	
Size	Document Number	SJV10-NL	
Custom		Rev -1	
Date: Friday, January 29, 2010		Sheet 22	of 42




-1 Add reserved R875, change pull high to 3D3V_S5.



公板LED1 Link
LED0 Active







SB 2nd source change from 82.30005.C51 to 82.30020.A31
Change C540 from 27pF to 18pF
Change C541 from 27pF to 15pF





-1 Change C541 to 18pF.

Analog 1.7V






- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.


Change 單顆
GIGA Lan Transformer



LAN Connector




SYSTEM LED
(BLUE/ORANGE)






~~-1 change Card1 P/N to 62.10024.B41~~



Aux Power 3D3V_AUX_S5



Run Power




SJV10-NL

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		
RUN AND AUX POWER		
Size	Document Number	Rev
A3	SJV10-NL	-1
Date:	Sunday, January 31, 2010	Sheet 27 of 42





Place near chip as close
as possible

1. For CPU Sensor

SJV10- LN				
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Thermal/Fan Conn				
Size Custom	Document Number SJV10-LN		Rev -1	
Date: Wednesday, January 27, 2010		Sheet 28 of 42		





SJV10-NL

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title BIOS	
Size Custom	Document Number SJV10-NL Date: Friday, January 29, 2010
Rev	-1 Sheet 30 of 42


BLUETOOTH MODULE

USB MODULE

USB Connector


SATA Connector

MIC IN change 22.10088.I71




Title			
CONNECTOR_audio jack			
Size A3	Document Number		Rev
	SJV10-NL		-1
Date:	Monday, February 01, 2010	Sheet 31 of	42


ISL62883 VCC_CORE




TPS51123 5V/3D3V




RT9026 0D75V_S0




RT9025 1D8V




RT9025 1D5V




Charger BQ24745



Adapter




RT8209B 1D05V




SJV10-NL

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title Power Block Diagram			
Size	Document Number	SJV10-NL	
Date: Tuesday, January 05, 2010	Sheet	32	of 42
Rev		-1	




RT8209E for 1D1V_S5




1.8V_S0

1.8V 1A Regulator




0921

RT9025 for 1D1V_S5



-1 Reserve RFC28~RFC30, RFC37~RFC42, RFC44, RFC45 by RF request.



SJVV10-NL

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LDO 1D5 S0 0D9 S0

Size

Document Number

SJVV10-NL

Rev

-1


Date: Sunday, January 31, 2010


Sheet

37


of

42






MB HOLE




MINI CARD BOSS




CPU NB BOSS


-1 Change H19 shape



DY




SB Add H22,H23,H24 for ME request.



SPRING

-1 Add SPR1 for RTC battery.




SJV10-NL

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
EMI/Spring/Boss		
Size	Document Number	Rev
	SJV10-NL	-1
Date: Wednesday, January 27, 2010		
Sheet	40	of 42

Check test point



Test Point放在Dimm Door打開可量測處

SJV10-NL

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title AFTE_TP		
Size	Document Number	Rev
SJV10-NL		-1
Date: Tuesday, January 26, 2010	Sheet 41 of 42	

SB Change notice:
1. Change C344 from 10uF to 0.1uF for anti pop noise.(Page 22)
2. ChangeU48 circuit from 74.88731.C73 to 74.88731.B73 ,(SA BOM already 74.88731.B73 used.).(Page 38)
3. SWAP TPCN1pin arrangement.(Page 31)
4. Change U19 to 2MB(72.25165.A01, 72.25016.A01).(Page 30)
5. X1 need to change to the same as JV10-CS (82.30005.A51).(Page 3)
6. Del X4,C376,C378,R208,R206 ,R829 change to placed.(Page 28,29)
7. Add G122 (Page 12).
8. Add net RSMRST# in RN32 for damping BJT.(Page 29)
9. X5 2nd source change from 82.30005.C51 to 82.30020.A31,Change C540 from 27pF to 18pF,Change C541 from 27pF to 15pF (page28)
10. R272 change to dummy.(Page 34)
11. Change R43 from Dummy to 1M ohm.(Page 12)
12. Del R285, Add R852,R853 for pull high to 1D1V_PWR and 1D5V_PWR.(Page 35,36)
13. Change RN30 form page31 to page 22.
14. Add D28 for thermal trigger S5 shutdown.(Page 28)
15. Del net RSMRST#_SB pull high , Change S5_PWR_GD pull high from R261 to RN43.(Page 13)
16. Change pin arrangement to same as -CS, move Cover SW to MB,Del WIRELESS_BTN# and 3G_BTN#. (Page 29,31)
17. Change PCB version pull high from 3D3V_AUX_S5 to 3D3V_S5,R836 1K change to 2K (page29).
18. Change GPIO16 net name from ALL_LED_OFF to WLAN_LED .(page29)
19. Change C558 1000pF P/N form 78.1022S.24L to 78.1022S.L1L.(page24)
20. Change capacity from 6.8pF (78.6R864.1FL) to 5.6pF (78.5R674.1FL)(page20).
21. Change net PCLK_FWH to LPCCLK0_R change net PCLK_KBC to LPCCLK1_R(page16).
22. Change R180,R104_Q4 to placed(page27).
23. Change P/N from 20.F1416.022 to 62.10065.241(page31).
24. Add D29 for surge prevent.(page29).
25. Change Mini card 3G pin41 from 5V_S5 to NC.(page26).
26. Add C598 for solve CRT flicker issue (page9).
27. Change R859 from 150 ohm to 140 ohm (page20).
28. Add H22,H23,H24 for ME request. (page40).
29. Del net E51_RxD ,E51_TxD (page26).
30. Change R71 from bead 470 ohm to RES 3.9 ohm(page9).
31. Del D25.(page31).
32. Add RTC charge circuit.(page12).
33. EC42,EC43 requested by EMI placed.(page38).
34. Change LCD1 P/N from 20.F1093.040 to 20.F1703.040 (page19).
35. Change net PM_SLP_S4# to PM_SLP_S3#.(page35).
36. Add EC32,EC33,R862,R863 for anti-headphone pop noise.(page31)
37. Change C189 to 22pF, C190 to 15pF.(page12)
38. Change TC15 to dummy.(page31)

-1 change notices:

1. Change R91,R92 to RN132,R27,R30 to RN133,R34~R36 to RN134.(Page 3)
2. DY C35,C42,C80,Change C36,C43,C569,C79 to 22uF.(Page 7)
3. Change R60,R62 to RN136.(Page 9)
4. Change R84,R85 to RN137,R76,R78 to RN138,R22,R79 to RN139.DY C139,Change C140 to 22uF.(Page 10)
5. Change R89,R88 to RN140.(Page 12)
6. Change R133,R135,R136,R128 to RN141,R138,R139 to RN142.(Page 16)
7. Change C266,C281 to dummy.(Page 17)
8. Change C287,C293,C302 to dummy.(Page 18)
9. Change R16 to short PAD.(Page 19)
10. Change C532 to dummy.(Page 23)
11. Change C331,C400,C361,C363 to dummy,change R832,R833 to RN143.(Page 24)
12. Change C357 to dummy.(Page 26)
13. Change R844,R847 to short pad.(Page 28)
14. Add reserved R865, change pull high to 3D3V_S5.(Page 23)
15. Change 10u/25V(78.10622.51L)to 4.7u/25V(78.47522.51L)(Page 19)
16. Change C483,C423,C487,C490,C491,C493. 10u/25V(78.10622.51L)to 4.7u/25V(78.47522.51L)(Page 34,38)
17. Change USB_CN1 20.K0234.020 to 20.K0359.020 (Page 31)
18. Change KB1 20.K0246.024 to 20.K0391.024(Page 29)
19. Change R234 to short pad.(Page 33)
20. Change R266,R271,R274 to short pads.(Page 34)
21. Change R328 to short pad.(Page 39)
22. Change 3G_LED portion circuit.(Page 26)
23. Change R166 to reserved D21.(Page 22)
24. Change 抽屜上接觸 異面.(Page 31)
25. Add SPR1 for RTC battery.(Page 40)
26. Add VRAM identify pins.(Page 12)
27. Change EC32,EC33 to 100pF,add EC30,EC31 for anti-headphone pop noise(Page 31)
28. Change GPIO71 reserve for 60W adaptor.(Page 29)
29. Reserve EC47 for EMI issue.(Page 13)
30. Change DB1 to test pads.(Page 30)
31. Change C12,C20,C193 to 12pF,C541 to 18pF.(Page 3,12,23)
32. Add R335,EC74-EC79 for AGND connect. (Page 22)
33. Change Card1 P/N to 62.10024.B41(Page 25)
34. Change 10u/25V(78.10622.51L)to 10u/16V(78.10621.52L)(Page 19)
35. Change SATA1 P/N from 62.10065.241 to 62.10065.E51.(Page 31)
36. Add F4,D25 for ESD function.(Page 21)
37. Reserve C310,RFC1,RFC11,RFC14,RFC16~RFC19,RFC22,RFC24~RFC30,RFC37~RFC42,RFC44~RFC48 by RF request.(Page 3,18,19)
38. Add EC4,EC12,EC13,C306 (22pF)by RF request. (Page 3,19,22)
39. Change R1,R4,R7 to bead (68.00373.001).(Page 3)
40. Add C309,C430,C431,RFC12,RFC13,EC48 47pF (78.47034.1FL)by RF request. (Page 19,33,34)
41. Add C303,C348,EC45 0.1uF (78.10491.4FL) by RF request.(Page 19,31,38)
42. Add RFC10,C310 1200pF (78.12234.2FL)by RF request.(Page 19)
43. Add EC23,EC24 10pF (78.10034.1FL) by RF request.(Page 30)
44. Add C377 33pF (78.33034.1FL) by RF request.(Page 29)
45. Change C189 to 15pF.(Page 12)

SJV10-NL

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title Modify History			
Size A3	Document Number SJV10-NL		Rev -1
Date: Sunday, January 31, 2010		Sheet 42 of	42