




ZY9B SYSTEM BLOCK DIAGRAM



GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable

Thermal Follow Chart






CPU_CLK select




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus




CLK Enable




Quanta Computer Inc.
PROJECT : ZY9B

Size	Document Number	Rev
	Clock Generator	1A
Date:	Thursday, September 17, 2009	Sheet 3 of 49

AUBURNDALE/CLARKSFIELD PROCESSOR (CLK,MISC,JTAG)




JTAG MAPPING



Scan Chain (Default)	STUFF -> R469, R491, R507 NO STUFF -> R489, R490
CPU Only	STUFF -> R490, R491 NO STUFF -> R469, R489, R507
GMCH Only	STUFF -> R489, R507 NO STUFF -> R491, R490, R469



AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



CPU Core Power

ARD:48A
CFD:52A

U45F

VTT Rail Values are
Auburndal VTT=1.05V
Clarksfield VTT=1.1V

18A

O+1.1V_VTT

AUBURNDAL/CLARKSFIELD PROCESSOR (GRAPHICS POWER)

+V GFX_AXG

22A

U45G

SENSE LINES

GRAPHICS

POWER

DDR3 - 1.5V RAILS

1.1V

1.8V

VTT1_63

VTT1_64

VTT1_65

VTT1_66

VTT1_67

VTT1_68

VTT1_69

VTT1_70

VTT1_71

VTT1_72

VTT1_73

VTT1_74

VTT1_75

VTT1_76

VTT1_77

VTT1_78

VTT1_79

VTT1_80

VTT1_81

VTT1_82

VTT1_83

VTT1_84

VTT1_85

VTT1_86

VTT1_87

VTT1_88

VTT1_89

VTT1_90

VTT1_91

VTT1_92

VTT1_93

VTT1_94

VTT1_95

VTT1_96

VTT1_97

VTT1_98

VTT1_99

VTT1_100

VTT1_101

VTT1_102

VTT1_103

VTT1_104

VTT1_105

VTT1_106

VTT1_107

VTT1_108

VTT1_109

VTT1_110

VTT1_111

VTT1_112

VTT1_113

VTT1_114

VTT1_115

VTT1_116

VTT1_117

VTT1_118

VTT1_119

VTT1_120

VTT1_121

VTT1_122

VTT1_123

VTT1_124

VTT1_125

VTT1_126

VTT1_127

VTT1_128

VTT1_129

VTT1_130

VTT1_131

VTT1_132

VTT1_133

VTT1_134

VTT1_135

VTT1_136

VTT1_137

VTT1_138

VTT1_139

VTT1_140

VTT1_141

VTT1_142

VTT1_143

VTT1_144

VTT1_145

VTT1_146

VTT1_147

VTT1_148

VTT1_149

VTT1_150

VTT1_151

VTT1_152

VTT1_153

VTT1_154

VTT1_155

VTT1_156

VTT1_157

VTT1_158

VTT1_159

VTT1_160

VTT1_161

VTT1_162

VTT1_163

VTT1_164

VTT1_165

VTT1_166

VTT1_167

VTT1_168

VTT1_169

VTT1_170

VTT1_171

VTT1_172

VTT1_173

VTT1_174

VTT1_175

VTT1_176

VTT1_177

VTT1_178

VTT1_179

VTT1_180

VTT1_181

VTT1_182

VTT1_183

VTT1_184

VTT1_185

VTT1_186

VTT1_187

VTT1_188

VTT1_189

VTT1_190

VTT1_191

VTT1_192

VTT1_193

VTT1_194

VTT1_195

VTT1_196

VTT1_197

VTT1_198

VTT1_199

VTT1_200

VTT1_201

VTT1_202

VTT1_203

VTT1_204

VTT1_205

VTT1_206

VTT1_207

VTT1_208

VTT1_209

VTT1_210

VTT1_211

VTT1_212

VTT1_213

VTT1_214

VTT1_215

VTT1_216

VTT1_217

VTT1_218

VTT1_219

VTT1_220

VTT1_221

VTT1_222

VTT1_223

VTT1_224

VTT1_225

VTT1_226

VTT1_227

VTT1_228

VTT1_229

VTT1_230

VTT1_231

VTT1_232

VTT1_233

VTT1_234

VTT1_235

VTT1_236

VTT1_237

VTT1_238

VTT1_239

VTT1_240

VTT1_241

VTT1_242

VTT1_243

VTT1_244

VTT1_245

VTT1_246

VTT1_247

VTT1_248

VTT1_249

VTT1_250

VTT1_251

VTT1_252

VTT1_253

VTT1_254

VTT1_255

VTT1_256

VTT1_257

VTT1_258

VTT1_259

VTT1_260

VTT1_261

VTT1_262

VTT1_263

VTT1_264

VTT1_265

VTT1_266

VTT1_267

VTT1_268

VTT1_269

VTT1_270

VTT1_271

VTT1_272

VTT1_273

VTT1_274

VTT1_275

VTT1_276

VTT1_277

VTT1_278

VTT1_279

VTT1_280

VTT1_281

VTT1_282

VTT1_283

VTT1_284

VTT1_285

VTT1_286

VTT1_287

VTT1_288

VTT1_289

VTT1_290

VTT1_291

VTT1_292

VTT1_293

VTT1_294

VTT1_295

VTT1_296

VTT1_297

VTT1_298

VTT1_299

VTT1_300

VTT1_301

VTT1_302

VTT1_303

VTT1_304

VTT1_305

VTT1_306

VTT1_307

VTT1_308

VTT1_309

VTT1_310

VTT1_311

VTT1_312

VTT1_313

VTT1_314

VTT1_315

VTT1_316

VTT1_317

VTT1_318

VTT1_319

VTT1_320

VTT1_321

VTT1_322

VTT1_323

VTT1_324

VTT1_325

VTT1_326

VTT1_327

VTT1_328

VTT1_329

VTT1_330

VTT1_331

VTT1_332

VTT1_333

VTT1_334

VTT1_335

VTT1_336

VTT1_337

VTT1_338

VTT1_339

VTT1_340

VTT1_341

VTT1_342

VTT1_343

VTT1_344

VTT1_345

VTT1_346

VTT1_347

VTT1_348

VTT1_349

VTT1_350

VTT1_351

VTT1_352

VTT1_353

VTT1_354

VTT1_355

VTT1_356

VTT1_357

VTT1_358

VTT1_359

VTT1_360

VTT1_361

VTT1_362

VTT1_363


VTT1_364

VTT1_365


VTT1_366

VTT1_367

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)




AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



Processor Strapping

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed

CFG[1:0] - PCI_Epress Configuration Select
* 11= 1 x 16 PEG
* 10= 2 x 8 PEG



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01k +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.(ES1 only)




Quanta Computer Inc.
PROJECT : ZY9B


Size	Document Number	Rev
	AUBURNDA 4/4	1A

Date: Thursday, September 17, 2009 Sheet 7 of 49


IBEX PEAK-M (LVDS, DDI)




System PWR_OK



RTC Circuitry




HDA Bus




Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R773, R775, R776 & R777 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.

PCH SPI




IBEX PEAK-M (HDA, JTAG, SATA)




PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	ZY9B note												
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode													
INIT3_3V	Reserved	PWROK	1 = Default (weak pull-up 20K) Should not be pull-down													
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)													
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up													
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI</td></tr><tr><td>1</td><td>0</td><td>PCI</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI	1	0	PCI	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]
GNT1#	GNT0#	Boot Location														
1	1	SPI														
1	0	PCI														
0	0	LPC														
GNT0#	Boot BIOS Selection 0 [bit-0]	PWROK														
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)													
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 32ohm)													
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 32ohm													
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)													
SPI_MOSI	iTPM function Disable	MEPWROK	0 = Default (weak pull-down 20K) 1 = Enable													
HDA_SDO	Reserved	RSMRST#	Should not be pull-up (weak pull-down 20K)													
GPIO8	Reserved	RSMRST#	Should not be pull-down (weak pull-up 20K)													
GPIO27	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)													
HDA_SYNC	On-die PLL PWR supply select	RSMRST#	0 = 1.8V supply (weak pull-down 20K) 1 = 1.5V supply	use default (0 = 1.8V supply)												
GPIO15	Reserved	RSMRST#	0 = TLS no Confidentiality (weak pull-down 20K) 1 = TLS Confidentiality													

IBEX PEAK-M (PCI-E, SMBUS, CLK)




IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)




SATA5GP / GPIO49 / TEMP_ALERT# is used to alert for EC when CPU or Graph/Memory controllers' temperature go out of limit. So connecting GPIO49 to EC and avoid this pin to be used for other purpose


GPU RST#



GPIO Pull-up/Pull-down



SV_SET_UP 1-X High = Strong (Default)





Integrated Clock Chip Enable	
BOARD_ID0	High = Discrete Low = SW
RSV_GPIO8	High = Disable Low = Enable




Quanta Computer Inc.
PROJECT : ZY9B


IBEX PEAK-M (POWER)



POWER





POWER





Quanta Computer Inc.
PROJECT : ZY9B



Size	Document Number	Rev
	IBEX PEAK-M 5/6	1A
Date:	Tuesday, September 15, 2009	Sheet 12 of 49





IBEX PEAK-M (GND)






Place these Caps near So-Dimm0.













CPU XDP Connector



Braidwood





Quanta Computer Inc.
PROJECT : ZY9B

Size	Document Number	Rev 1A
Madison/Broadway-PCIE I/F		


Date: Thursday, September 17, 2009 Sheet 17 of 49

GPU Power-on sequence

- 1 => +3V_D
- 2 => +VGPU_CORE
- 3 => +VGPU_IO
- 4 => +1V
- 5 => +1.5V_GPU
- 6 => +1.8V_GPU
- 7 => dGPU_PWROK

1.8V GPIO

3.3V GPIO




(20) VMA_DQ[63..0] VMA_DQ[63..0]
(20) VMA_DM[7..0] VMA_DM[7..0]
(20) VMA_RDQS[7..0] VMA_RDQS[7..0]
(20) VMA_WDQS[7..0] VMA_WDQS[7..0]

(20) VMA_MA[13..0] VMA_MA[13..0]
(20) VMA_BA0 VMA_BA0
(20) VMA_BA1 VMA_BA1
(20) VMA_BA2 VMA_BA2

VMA_DQ0 C37
VMA_DQ1 C38
VMA_DQ2 A35
VMA_DQ3 E34
VMA_DQ4 C32
VMA_DQ5 D33
VMA_DQ6 E32
VMA_DQ7 E32
VMA_DQ8 E32
VMA_DQ9 D31
VMA_DQ10 E30
VMA_DQ11 C30
VMA_DQ12 A30
VMA_DQ13 C28
VMA_DQ14 A28
VMA_DQ15 E28
VMA_DQ16 D27
VMA_DQ17 E26
VMA_DQ18 C26
VMA_DQ19 A26
VMA_DQ20 E24
VMA_DQ21 C24
VMA_DQ22 A24
VMA_DQ23 E24
VMA_DQ24 C22
VMA_DQ25 A22
VMA_DQ26 E22
VMA_DQ27 D21
VMA_DQ28 A20
VMA_DQ29 E20
VMA_DQ30 D19
VMA_DQ31 E18
VMA_DQ32 C18
VMA_DQ33 A18
VMA_DQ34 E18
VMA_DQ35 D17
VMA_DQ36 A16
VMA_DQ37 E16
VMA_DQ38 D15
VMA_DQ39 E14
VMA_DQ40 E14
VMA_DQ41 D13
VMA_DQ42 E12
VMA_DQ43 A12
VMA_DQ44 D11
VMA_DQ45 E10
VMA_DQ46 A10
VMA_DQ47 C10
VMA_DQ48 G13
VMA_DQ49 H13
VMA_DQ50 J13
VMA_DQ51 H11
VMA_DQ52 G10
VMA_DQ53 G8
VMA_DQ54 K9
VMA_DQ55 K10
VMA_DQ56 G8
VMA_DQ57 A8
VMA_DQ58 E8
VMA_DQ59 E8
VMA_DQ60 A6
VMA_DQ61 E6
VMA_DQ62 E6
VMA_DQ63 A5
VMA_DQ64 L18
VMA_DQ65 L20
VMA_DQ66 L27
VMA_DQ67 N12
VMA_DQ68 AG12
VMA_DQ69 M12
VMA_DQ70 M27
VMA_DQ71 AH12
VMA_DQ72 L12
VMA_DQ73 N12
VMA_DQ74 AG12
VMA_DQ75 M12
VMA_DQ76 M27
VMA_DQ77 AH12
VMA_DQ78 L12
VMA_DQ79 N12
VMA_DQ80 AG12
VMA_DQ81 M12
VMA_DQ82 M27
VMA_DQ83 AH12
VMA_DQ84 L12
VMA_DQ85 N12
VMA_DQ86 AG12
VMA_DQ87 M12
VMA_DQ88 M27
VMA_DQ89 AH12
VMA_DQ90 L12
VMA_DQ91 N12
VMA_DQ92 AG12
VMA_DQ93 M12
VMA_DQ94 M27
VMA_DQ95 AH12
VMA_DQ96 L12
VMA_DQ97 N12
VMA_DQ98 AG12
VMA_DQ99 M12
VMA_DQ100 M27
VMA_DQ101 AH12
VMA_DQ102 L12
VMA_DQ103 N12
VMA_DQ104 AG12
VMA_DQ105 M12
VMA_DQ106 M27
VMA_DQ107 AH12
VMA_DQ108 L12
VMA_DQ109 N12
VMA_DQ110 AG12
VMA_DQ111 M12
VMA_DQ112 M27
VMA_DQ113 AH12
VMA_DQ114 L12
VMA_DQ115 N12
VMA_DQ116 AG12
VMA_DQ117 M12
VMA_DQ118 M27
VMA_DQ119 AH12
VMA_DQ120 L12
VMA_DQ121 N12
VMA_DQ122 AG12
VMA_DQ123 M12
VMA_DQ124 M27
VMA_DQ125 AH12
VMA_DQ126 L12
VMA_DQ127 N12
VMA_DQ128 AG12
VMA_DQ129 M12
VMA_DQ130 M27
VMA_DQ131 AH12
VMA_DQ132 L12
VMA_DQ133 N12
VMA_DQ134 AG12
VMA_DQ135 M12
VMA_DQ136 M27
VMA_DQ137 AH12
VMA_DQ138 L12
VMA_DQ139 N12
VMA_DQ140 AG12
VMA_DQ141 M12
VMA_DQ142 M27
VMA_DQ143 AH12
VMA_DQ144 L12
VMA_DQ145 N12
VMA_DQ146 AG12
VMA_DQ147 M12
VMA_DQ148 M27
VMA_DQ149 AH12
VMA_DQ150 L12
VMA_DQ151 N12
VMA_DQ152 AG12
VMA_DQ153 M12
VMA_DQ154 M27
VMA_DQ155 AH12
VMA_DQ156 L12
VMA_DQ157 N12
VMA_DQ158 AG12
VMA_DQ159 M12
VMA_DQ160 M27
VMA_DQ161 AH12
VMA_DQ162 L12
VMA_DQ163 N12
VMA_DQ164 AG12
VMA_DQ165 M12
VMA_DQ166 M27
VMA_DQ167 AH12
VMA_DQ168 L12
VMA_DQ169 N12
VMA_DQ170 AG12
VMA_DQ171 M12
VMA_DQ172 M27
VMA_DQ173 AH12
VMA_DQ174 L12
VMA_DQ175 N12
VMA_DQ176 AG12
VMA_DQ177 M12
VMA_DQ178 M27
VMA_DQ179 AH12
VMA_DQ180 L12
VMA_DQ181 N12
VMA_DQ182 AG12
VMA_DQ183 M12
VMA_DQ184 M27
VMA_DQ185 AH12
VMA_DQ186 L12
VMA_DQ187 N12
VMA_DQ188 AG12
VMA_DQ189 M12
VMA_DQ190 M27
VMA_DQ191 AH12
VMA_DQ192 L12
VMA_DQ193 N12
VMA_DQ194 AG12
VMA_DQ195 M12
VMA_DQ196 M27
VMA_DQ197 AH12
VMA_DQ198 L12
VMA_DQ199 N12
VMA_DQ200 AG12
VMA_DQ201 M12
VMA_DQ202 M27
VMA_DQ203 AH12
VMA_DQ204 L12
VMA_DQ205 N12
VMA_DQ206 AG12
VMA_DQ207 M12
VMA_DQ208 M27
VMA_DQ209 AH12
VMA_DQ210 L12
VMA_DQ211 N12
VMA_DQ212 AG12
VMA_DQ213 M12
VMA_DQ214 M27
VMA_DQ215 AH12
VMA_DQ216 L12
VMA_DQ217 N12
VMA_DQ218 AG12
VMA_DQ219 M12
VMA_DQ220 M27
VMA_DQ221 AH12
VMA_DQ222 L12
VMA_DQ223 N12
VMA_DQ224 AG12
VMA_DQ225 M12
VMA_DQ226 M27
VMA_DQ227 AH12
VMA_DQ228 L12
VMA_DQ229 N12
VMA_DQ230 AG12
VMA_DQ231 M12
VMA_DQ232 M27
VMA_DQ233 AH12
VMA_DQ234 L12
VMA_DQ235 N12
VMA_DQ236 AG12
VMA_DQ237 M12
VMA_DQ238 M27
VMA_DQ239 AH12
VMA_DQ240 L12
VMA_DQ241 N12
VMA_DQ242 AG12
VMA_DQ243 M12
VMA_DQ244 M27
VMA_DQ245 AH12
VMA_DQ246 L12
VMA_DQ247 N12
VMA_DQ248 AG12
VMA_DQ249 M12
VMA_DQ250 M27
VMA_DQ251 AH12
VMA_DQ252 L12
VMA_DQ253 N12
VMA_DQ254 AG12
VMA_DQ255 M12
VMA_DQ256 M27
VMA_DQ257 AH12
VMA_DQ258 L12
VMA_DQ259 N12
VMA_DQ260 AG12
VMA_DQ261 M12
VMA_DQ262 M27
VMA_DQ263 AH12
VMA_DQ264 L12
VMA_DQ265 N12
VMA_DQ266 AG12
VMA_DQ267 M12
VMA_DQ268 M27
VMA_DQ269 AH12
VMA_DQ270 L12
VMA_DQ271 N12
VMA_DQ272 AG12
VMA_DQ273 M12
VMA_DQ274 M27
VMA_DQ275 AH12
VMA_DQ276 L12
VMA_DQ277 N12
VMA_DQ278 AG12
VMA_DQ279 M12
VMA_DQ280 M27
VMA_DQ281 AH12
VMA_DQ282 L12
VMA_DQ283 N12
VMA_DQ284 AG12
VMA_DQ285 M12
VMA_DQ286 M27
VMA_DQ287 AH12
VMA_DQ288 L12
VMA_DQ289 N12
VMA_DQ290 AG12
VMA_DQ291 M12
VMA_DQ292 M27
VMA_DQ293 AH12
VMA_DQ294 L12
VMA_DQ295 N12
VMA_DQ296 AG12
VMA_DQ297 M12
VMA_DQ298 M27
VMA_DQ299 AH12
VMA_DQ300 L12
VMA_DQ301 N12
VMA_DQ302 AG12
VMA_DQ303 M12
VMA_DQ304 M27
VMA_DQ305 AH12
VMA_DQ306 L12
VMA_DQ307 N12
VMA_DQ308 AG12
VMA_DQ309 M12
VMA_DQ310 M27
VMA_DQ311 AH12
VMA_DQ312 L12
VMA_DQ313 N12
VMA_DQ314 AG12
VMA_DQ315 M12
VMA_DQ316 M27
VMA_DQ317 AH12
VMA_DQ318 L12
VMA_DQ319 N12
VMA_DQ320 AG12
VMA_DQ321 M12
VMA_DQ322 M27
VMA_DQ323 AH12
VMA_DQ324 L12
VMA_DQ325 N12
VMA_DQ326 AG12
VMA_DQ327 M12
VMA_DQ328 M27
VMA_DQ329 AH12
VMA_DQ330 L12
VMA_DQ331 N12
VMA_DQ332 AG12
VMA_DQ333 M12
VMA_DQ334 M27
VMA_DQ335 AH12
VMA_DQ336 L12
VMA_DQ337 N12
VMA_DQ338 AG12
VMA_DQ339 M12
VMA_DQ340 M27
VMA_DQ341 AH12
VMA_DQ342 L12
VMA_DQ343 N12
VMA_DQ344 AG12
VMA_DQ345 M12
VMA_DQ346 M27
VMA_DQ347 AH12
VMA_DQ348 L12
VMA_DQ349 N12
VMA_DQ350 AG12
VMA_DQ351 M12
VMA_DQ352 M27
VMA_DQ353 AH12
VMA_DQ354 L12
VMA_DQ355 N12
VMA_DQ356 AG12
VMA_DQ357 M12
VMA_DQ358 M27
VMA_DQ359 AH12
VMA_DQ360 L12
VMA_DQ361 N12
VMA_DQ362 AG12
VMA_DQ363 M12
VMA_DQ364 M27
VMA_DQ365 AH12
VMA_DQ366 L12
VMA_DQ367 N12
VMA_DQ368 AG12
VMA_DQ369 M12
VMA_DQ370 M27
VMA_DQ371 AH12
VMA_DQ372 L12
VMA_DQ373 N12
VMA_DQ374 AG12
VMA_DQ375 M12
VMA_DQ376 M27
VMA_DQ377 AH12
VMA_DQ378 L12
VMA_DQ379 N12
VMA_DQ380 AG12
VMA_DQ381 M12
VMA_DQ382 M27
VMA_DQ383 AH12
VMA_DQ384 L12
VMA_DQ385 N12
VMA_DQ386 AG12
VMA_DQ387 M12
VMA_DQ388 M27
VMA_DQ389 AH12
VMA_DQ390 L12
VMA_DQ391 N12
VMA_DQ392 AG12
VMA_DQ393 M12
VMA_DQ394 M27
VMA_DQ395 AH12
VMA_DQ396 L12
VMA_DQ397 N12
VMA_DQ398 AG12
VMA_DQ399 M12
VMA_DQ400 M27
VMA_DQ401 AH12
VMA_DQ402 L12
VMA_DQ403 N12
VMA_DQ404 AG12
VMA_DQ405 M12
VMA_DQ406 M27
VMA_DQ407 AH12
VMA_DQ408 L12
VMA_DQ409 N12
VMA_DQ410 AG12
VMA_DQ411 M12
VMA_DQ412 M27
VMA_DQ413 AH12
VMA_DQ414 L12
VMA_DQ415 N12
VMA_DQ416 AG12
VMA_DQ417 M12
VMA_DQ418 M27
VMA_DQ419 AH12
VMA_DQ420 L12
VMA_DQ421 N12
VMA_DQ422 AG12
VMA_DQ423 M12
VMA_DQ424 M27
VMA_DQ425 AH12
VMA_DQ426 L12
VMA_DQ427 N12
VMA_DQ428 AG12
VMA_DQ429 M12
VMA_DQ430 M27
VMA_DQ431 AH12
VMA_DQ432 L12
VMA_DQ433 N12
VMA_DQ434 AG12
VMA_DQ435 M12
VMA_DQ436 M27
VMA_DQ437 AH12
VMA_DQ438 L12
VMA_DQ439 N12
VMA_DQ440 AG12
VMA_DQ441 M12
VMA_DQ442 M27
VMA_DQ443 AH12
VMA_DQ444 L12
VMA_DQ445 N12
VMA_DQ446 AG12
VMA_DQ447 M12
VMA_DQ448 M27
VMA_DQ449 AH12
VMA_DQ450 L12
VMA_DQ451 N12
VMA_DQ452 AG12
VMA_DQ453 M12
VMA_DQ454 M27
VMA_DQ455 AH12
VMA_DQ456 L12
VMA_DQ457 N12
VMA_DQ458 AG12
VMA_DQ459 M12
VMA_DQ460 M27
VMA_DQ461 AH12
VMA_DQ462 L12
VMA_DQ463 N12
VMA_DQ464 AG12
VMA_DQ465 M12
VMA_DQ466 M27
VMA_DQ467 AH12
VMA_DQ468 L12
VMA_DQ469 N12
VMA_DQ470 AG12
VMA_DQ471 M12
VMA_DQ472 M27
VMA_DQ473 AH12
VMA_DQ474 L12
VMA_DQ475 N12
VMA_DQ476 AG12
VMA_DQ477 M12
VMA_DQ478 M27
VMA_DQ479 AH12
VMA_DQ480 L12
VMA_DQ481 N12
VMA_DQ482 AG12
VMA_DQ483 M12
VMA_DQ484 M27
VMA_DQ485 AH12
VMA_DQ486 L12
VMA_DQ487 N12
VMA_DQ488 AG12
VMA_DQ489 M12
VMA_DQ490 M27
VMA_DQ491 AH12
VMA_DQ492 L12
VMA_DQ493 N12
VMA_DQ494 AG12
VMA_DQ495 M12
VMA_DQ496 M27
VMA_DQ497 AH12
VMA_DQ498 L12
VMA_DQ499 N12
VMA_DQ500 AG12
VMA_DQ501 M12
VMA_DQ502 M27
VMA_DQ503 AH12
VMA_DQ504 L12
VMA_DQ505 N12
VMA_DQ506 AG12
VMA_DQ507 M12
VMA_DQ508 M27
VMA_DQ509 AH12
VMA_DQ510 L12
VMA_DQ511 N12
VMA_DQ512 AG12
VMA_DQ513 M12
VMA_DQ514 M27
VMA_DQ515 AH12
VMA_DQ516 L12
VMA_DQ517 N12
VMA_DQ518 AG12
VMA_DQ519 M12
VMA_DQ520 M27
VMA_DQ521 AH12
VMA_DQ522 L12
VMA_DQ523 N12
VMA_DQ524 AG12
VMA_DQ525 M12
VMA_DQ526 M27
VMA_DQ527 AH12
VMA_DQ528 L12
VMA_DQ529 N12
VMA_DQ530 AG12
VMA_DQ531 M12
VMA_DQ532 M27
VMA_DQ533 AH12
VMA_DQ534 L12
VMA_DQ535 N12
VMA_DQ536 AG12
VMA_DQ537 M12
VMA_DQ538 M27
VMA_DQ539 AH12
VMA_DQ540 L12
VMA_DQ541 N12
VMA_DQ542 AG12
VMA_DQ543 M12
VMA_DQ544 M27
VMA_DQ545 AH12
VMA_DQ546 L12
VMA_DQ547 N12
VMA_DQ548 AG12
VMA_DQ549 M12
VMA_DQ550 M27
VMA_DQ551 AH12
VMA_DQ552 L12
VMA_DQ553 N12
VMA_DQ554 AG12
VMA_DQ555 M12
VMA_DQ556 M27
VMA_DQ557 AH12
VMA_DQ558 L12
VMA_DQ559 N12
VMA_DQ560 AG12
VMA_DQ561 M12
VMA_DQ562 M27
VMA_DQ563 AH12
VMA_DQ564 L12
VMA_DQ565 N12
VMA_DQ566 AG12
VMA_DQ567 M12
VMA_DQ568 M27
VMA_DQ569 AH12
VMA_DQ570 L12
VMA_DQ571 N12
VMA_DQ572 AG12
VMA_DQ573 M12
VMA_DQ574 M27
VMA_DQ575 AH12
VMA_DQ576 L12
VMA_DQ577 N12
VMA_DQ578 AG12
VMA_DQ579 M12
VMA_DQ580 M27
VMA_DQ581 AH12
VMA_DQ582 L12
VMA_DQ583 N12
VMA_DQ584 AG12
VMA_DQ585 M12
VMA_DQ586 M27
VMA_DQ587 AH12
VMA_DQ588 L12
VMA_DQ589 N12
VMA_DQ590 AG12
VMA_DQ591 M12
VMA_DQ592 M27
VMA_DQ593 AH12
VMA_DQ594 L12
VMA_DQ595 N12
VMA_DQ596 AG12
VMA_DQ597 M12
VMA_DQ598 M27
VMA_DQ599 AH12
VMA_DQ600 L12
VMA_DQ601 N12
VMA_DQ602 AG12
VMA_DQ603 M12
VMA_DQ604 M27
VMA_DQ605 AH12
VMA_DQ606 L12
VMA_DQ607 N12
VMA_DQ608 AG12
VMA_DQ609 M12
VMA_DQ610 M27
VMA_DQ611 AH12
VMA_DQ612 L12
VMA_DQ613 N12
VMA_DQ614 AG12
VMA_DQ615 M12
VMA_DQ616 M27
VMA_DQ617 AH12
VMA_DQ618 L12
VMA_DQ619 N12
VMA_DQ620 AG12
VMA_DQ621 M12
VMA_DQ622 M27
VMA_DQ623 AH12
VMA_DQ624 L12
VMA_DQ625 N12
VMA_DQ626 AG12
VMA_DQ627 M12
VMA_DQ628 M27
VMA_DQ629 AH12
VMA_DQ630 L12
VMA_DQ631 N12
VMA_DQ632 AG12
VMA_DQ633 M12
VMA_DQ634 M27
VMA_DQ635 AH12
VMA_DQ636 L12
VMA_DQ637 N12
VMA_DQ638 AG12
VMA_DQ639 M12
VMA_DQ640 M27
VMA_DQ641 AH12
VMA_DQ642 L12
VMA_DQ643 N12
VMA_DQ644 AG12
VMA_DQ645 M12
VMA_DQ646 M27
VMA_DQ647 AH12
VMA_DQ648 L12
VMA_DQ649 N12
VMA_DQ650 AG12
VMA_DQ651 M12
VMA_DQ652 M27
VMA_DQ653 AH12
VMA_DQ654 L12
VMA_DQ655 N12
VMA_DQ656 AG12
VMA_DQ657 M12
VMA_DQ658 M27
VMA_DQ659 AH12
VMA_DQ660 L12
VMA_DQ661 N12
VMA_DQ662 AG12
VMA_DQ663 M12
VMA_DQ664 M27
VMA_DQ665 AH12
VMA_DQ666 L12
VMA_DQ667 N12
VMA_DQ668 AG12
VMA_DQ669 M12
VMA_DQ670 M27
VMA_DQ671 AH12
VMA_DQ672 L12
VMA_DQ673 N12
VMA_DQ674 AG12
VMA_DQ675 M12
VMA_DQ676 M27
VMA_DQ677 AH12
VMA_DQ678 L12
VMA_DQ679 N12
VMA_DQ680 AG12
VMA_DQ681 M12
VMA_DQ682 M27
VMA_DQ683 AH12
VMA_DQ684 L12
VMA_DQ685 N12
VMA_DQ686 AG12
VMA_DQ687 M12
VMA_DQ688 M27
VMA_DQ689 AH12
VMA_DQ690 L12
VMA_DQ691 N12
VMA_DQ692 AG12
VMA_DQ693 M12
VMA_DQ694 M27
VMA_DQ695 AH12
VMA_DQ696 L12
VMA_DQ697 N12
VMA_DQ698 AG12
VMA_DQ699 M12
VMA_DQ700 M27
VMA_DQ701 AH12
VMA_DQ702 L12
VMA_DQ703 N12
VMA_DQ704 AG12
VMA_DQ705 M12
VMA_DQ706 M27
VMA_DQ707 AH12
VMA_DQ708 L12
VMA_DQ709 N12
VMA_DQ710 AG12
VMA_DQ711 M12
VMA_DQ712 M27
VMA_DQ713 AH12
VMA_DQ714 L12
VMA_DQ715 N12
VMA_DQ716 AG12
VMA_DQ717 M12
VMA_DQ718 M27
VMA_DQ719 AH12
VMA_DQ720 L12
VMA_DQ721 N12
VMA_DQ722 AG12
VMA_DQ723 M12
VMA_DQ724 M27
VMA_DQ725 AH12
VMA_DQ726 L12
VMA_DQ727 N12
VMA_DQ728 AG12
VMA_DQ729 M12
VMA_DQ730 M27
VMA_DQ731 AH12
VMA_DQ732 L12
VMA_DQ733 N12
VMA_DQ734 AG12
VMA_DQ735 M12
VMA_DQ736 M27
VMA_DQ737 AH12
VMA_DQ738 L12
VMA_DQ739 N12
VMA_DQ740 AG12
VMA_DQ741 M12
VMA_DQ742 M27
VMA_DQ743 AH12
VMA_DQ744 L12
VMA_DQ745 N12
VMA_DQ746 AG12
VMA_DQ747 M12
VMA_DQ748 M27
VMA_DQ749 AH12
VMA_DQ750 L12
VMA_DQ751 N12
VMA_DQ752 AG12
VMA_DQ753 M12
VMA_DQ754 M27
VMA_DQ755 AH12
VMA_DQ756 L12
VMA_DQ757 N12
VMA_DQ758 AG12
VMA_DQ759 M12
VMA_DQ760 M27
VMA_DQ761 AH12
VMA_DQ762 L12
VMA_DQ763 N12
VMA_DQ764 AG12
VMA_DQ765 M12
VMA_DQ766 M27
VMA_DQ767 AH12
VMA_DQ768 L12
VMA_DQ769 N12
VMA_DQ770 AG12
VMA_DQ771 M12
VMA_DQ772 M27
VMA_DQ773 AH12
VMA_DQ774 L12
VMA_DQ775 N12
VMA_DQ776 AG12
VMA_DQ777 M12
VMA_DQ778 M27
VMA_DQ779 AH12
VMA_DQ780 L12
VMA_DQ781 N12
VMA_DQ782 AG12
VMA_DQ783 M12
VMA_DQ784 M27
VMA_DQ785 AH12
VMA_DQ786 L12
VMA_DQ787 N12
VMA_DQ788 AG12
VMA_DQ789 M12
VMA_DQ790 M27
VMA_DQ791 AH12
VMA_DQ792 L12
VMA_DQ793 N12
VMA_DQ794 AG12
VMA_DQ795 M12
VMA_DQ796 M27
VMA_DQ797 AH12
VMA_DQ798 L12
VMA_DQ799 N12
VMA_DQ800 AG12
VMA_DQ801 M12
VMA_DQ802 M27
VMA_DQ803 AH12
VMA_DQ804 L12
VMA_DQ805 N12
VMA_DQ806 AG12
VMA_DQ807 M12
VMA_DQ808 M27
VMA_DQ809 AH12
VMA_DQ810 L12
VMA_DQ811 N12
VMA_DQ812 AG12
VMA_DQ813 M12
VMA_DQ814 M27
VMA_DQ815 AH12
VMA_DQ816 L12
VMA_DQ817 N12
VMA_DQ818 AG12
VMA_DQ819 M12
VMA_DQ820 M27
VMA_DQ821 AH12
VMA_DQ822 L12
VMA_DQ823 N12
VMA_DQ824 AG12
VMA_DQ825 M12
VMA_DQ826 M27
VMA_DQ827 AH12
VMA_DQ828 L12
VMA_DQ829 N12
VMA_DQ830 AG12
VMA_DQ831 M12
VMA_DQ832 M27
VMA_DQ833 AH12
VMA_DQ834 L12
VMA_DQ835 N12
VMA_DQ836 AG12
VMA_DQ837 M12
VMA_DQ838 M27
VMA_DQ839 AH12
VMA_DQ840 L12
VMA_DQ841 N12
VMA_DQ842 AG12
VMA_DQ843 M12
VMA_DQ844 M27
VMA_DQ845 AH12
VMA_DQ846 L12
VMA_DQ847 N12
VMA_DQ848 AG12
VMA_DQ849 M12
VMA_DQ850 M27
VMA_DQ851 AH12
VMA_DQ852 L12
VMA_DQ853 N12
VMA_DQ854 AG12
VMA_DQ855 M12
VMA_DQ856 M27
VMA_DQ857 AH12
VMA_DQ858 L12
VMA_DQ859 N12
VMA_DQ860 AG12
VMA_DQ861 M12
VMA_DQ862 M27
VMA_DQ863 AH12
VMA_DQ864 L12
VMA_DQ865 N12
VMA_DQ866 AG12
VMA_DQ867 M12
VMA_DQ868 M27
VMA_DQ869 AH12
VMA_DQ870 L12
VMA_DQ871 N12
VMA_DQ872 AG12
VMA_DQ873 M12
VMA_DQ874 M27
VMA_DQ875 AH12
VMA_DQ876 L12
VMA_DQ877 N12
VMA_DQ878 AG12
VMA_DQ879 M12
VMA_DQ880 M27
VMA_DQ881 AH12
VMA_DQ882 L12
VMA_DQ883 N12
VMA_DQ884 AG12
VMA_DQ885 M12
VMA_DQ886 M27
VMA_DQ887 AH12
VMA_DQ888 L12
VMA_DQ889 N12
VMA_DQ890 AG12
VMA_DQ891 M12
VMA_DQ892 M27
VMA_DQ893 AH12
VMA_DQ894 L12
VMA_DQ895 N12
VMA_DQ896 AG12
VMA_DQ897 M12
VMA_DQ898 M27
VMA_DQ899 AH12
VMA_DQ900 L12
VMA_DQ901 N12
VMA_DQ902 AG12
VMA_DQ903 M12
VMA_DQ904 M27
VMA_DQ905 AH12
VMA_DQ906 L12
VMA_DQ907 N12
VMA_DQ908 AG12
VMA_DQ909 M12
VMA_DQ910 M27
VMA_DQ911 AH12
VMA_DQ912 L12
VMA_DQ913 N12
VMA_DQ914 AG12
VMA_DQ915 M12
VMA_DQ916 M27
VMA_DQ917 AH12
VMA_DQ918 L12
VMA_DQ919 N12
VMA_DQ920 AG12
VMA_DQ921 M12
VMA_DQ922 M27
VMA_DQ923 AH12
VMA_DQ924 L12
VMA_DQ925 N12
VMA_DQ926 AG12
VMA_DQ927 M12
VMA_DQ928 M27
VMA_DQ929 AH12
VMA_DQ930 L12
VMA_DQ931 N12
VMA_DQ932 AG12
VMA_DQ933 M12
VMA_DQ934 M27
VMA_DQ935 AH12
VMA_DQ936 L12
VMA_DQ937 N12
VMA_DQ938 AG12
VMA_DQ939 M12
VMA_DQ940 M27
VMA_DQ941 AH12
VMA_DQ942 L12
VMA_DQ943 N12
VMA_DQ944 AG12
VMA_DQ945 M12
VMA_DQ946 M27
VMA_DQ947 AH12
VMA_DQ948 L12
VMA_DQ949 N12
VMA_DQ950 AG12
VMA_DQ951 M12
VMA_DQ952 M27
VMA_DQ953 AH12
VMA_DQ954 L12
VMA_DQ955 N12
VMA_DQ956 AG12
VMA_DQ957 M12
VMA_DQ958 M27
VMA_DQ959 AH12
VMA_DQ960 L12
VMA_DQ961 N12
VMA_DQ962 AG12
VMA_DQ963 M12
VMA_DQ964 M27
VMA_DQ965 AH12
VMA_DQ966 L12
VMA_DQ967 N12
VMA_DQ968 AG12
VMA_DQ969 M12
VMA_DQ970 M27
VMA_DQ971 AH12
VMA_DQ972 L12
VMA_DQ973 N12
VMA_DQ974 AG12
VMA_DQ975 M12
VMA_DQ976 M27
VMA_DQ977 AH12
VMA_DQ978 L12
VMA_DQ979 N12
VMA_DQ980 AG12
VMA_DQ981 M12
VMA_DQ982 M27
VMA_DQ983 AH12
VMA_DQ984 L12
VMA_DQ985 N12
VMA_DQ986 AG12
VMA_DQ987 M12
VMA_DQ988 M27
VMA_DQ989 AH12
VMA_DQ990 L12
VMA_DQ991 N12
VMA_DQ992 AG12
VMA_DQ993 M12
VMA_DQ994 M27
VMA_DQ995 AH12
VMA_DQ996 L12
VMA_DQ997 N12
VMA_DQ998 AG12
VMA_DQ999 M12
VMA_DQ1000 M27
VMA_DQ1001 AH12
VMA_DQ1002 L12
VMA_DQ1003 N12
VMA_DQ1004 AG12
VMA_DQ1005 M12
VMA_DQ1006 M27
VMA_DQ1007 AH12
VMA_DQ1008 L12
VMA_DQ1009 N12
VMA_DQ1010 AG12
VMA_DQ1011 M12
VMA_DQ1012 M27
VMA_DQ1013 AH12
VMA_DQ1014 L12
VMA_DQ1015 N12
VMA_DQ1016 AG12
VMA_DQ1017 M12
VMA_DQ1018 M27
VMA_DQ


CHANNEL A: 512MB DDR3 (64M*16*4pcs)

(19) VMA_DQ[63..0] VMA DQ[63..0]
 (19) VMA_DM[7..0] VMA DM[7..0]
 (19) VMA_RDQS[7..0] VMA RDQS[7..0] QSA[7..0]
 (19) VMA_WDQS[7..0] VMA WDQS[7..0] QSA#[7..0]



TOP Left


BOT Left



BOT Right

TOP Right


Group-A0 VREF




Group-A1 VREF




MEM_A0 CLK




Group-A0 decoupling CAP



Group-A1 decoupling CAP
















MEM_A1 CLK








[illegible]


For DDR3, MVDDQ = 1.5V (7.5A)



Pin different between Broadway and Madison

Pin	Broadway	Madison
N27	VDDC	BIF_VDDC
AL31	TS_A	NC_TS_A
AL21	GND	PX_EN








Quanta Computer Inc.
PROJECT : ZY9B

Size	Document Number	Rev
	Madison/Broadway (DP_PWR/GND)	1A
Date:	Tuesday, September 15, 2009	Sheet 23 of 49

PIN STRAPS



Memory Aperture size

GPI0[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB

Audio Table


EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by detectec
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS


ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	000	See Memory Aperture size
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM



Thermal Sensor




Vendor	P/N
WINDBOND	AL83L771K01
GMT	AL000780000

USD0.16

DDR3 VRAM SIZE Strap

DDR3 VRAM size						
Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	512MB	1	1	0
			1GB	1	0	0
			2GB			
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	512MB	0	1	0
			1GB	0	0	0
	K4W2G1646B-HC12	AKD5MGGT500	2GB	0	0	1




RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.


Quanta Computer Inc.
PROJECT : ZY9B

Size	Document Number	Rev
	Strip/Thermal	1A
Date:	Thursday, September 17, 2009	Sheet 24 of 49


CRT




LVDS



LCD Power



Backlight Control



(37) HDMI_HPD_ECI

+3V

R455
10K_4

Q41
2N7002K

EXT_HDMI_HPD

R453
*100K_4

+3V

R454
10K_4

Q42
2N7002K

INT_HDMI_HPD


R464
*100K_4

Input EQ setting	
Inn_PEQ	Output
L	Middle EQ
H	High EQ
M	Low EQ

DDC Buffer setting	
DDC_BUF	Output
L	Passive DDC
H	Active Set-1
M	Active Set-2


Pre-emphasis and EMI setting	
PRE_EMI	Output
L	No_PRE&EMI
H	PRE enable
M	EMI control

Hot-plug detect	
CFG_HPD	Output
L	Follow SW_MAIN
H	Follow SW_DDC
M	SW or DDC





SW	Yn	Output
0	dGPU	Port-1
1	UMA	Port-2

Close CN24




PWDN_ASQ setting	
Pin 25	Output
L	Normal operation (default)
H	Shut down

[illegible][illegible][illegible][illegible]

Cardreader/1394

IEEE-1394





1394 Connector

```

modify footprint at B-test

```




JMB 380 pin Note:

	SD/MMC	MS	XD
MDI00	SD DAT0	MS D0	XD D0
MDI01	SD DAT1	MS D1	XD D1
MDI02	SD DAT2	MS D2	XD D2
MDI03	SD DAT3	MS D3	XD D3
MDI04	SD CMD	MS BS	XD WE#
MDI05	SD CLK	MS SCLK	XD CE#
MDI06	SD WP		XD WP#
MDI07			XD CLE
MDI08	SD DAT4		XD D4
MDI09	SD DAT5		XD D5
MDI10	SD DAT6		XD D6
MDI11	SD DAT7		XD D7
MDI12			XD RE#
MDI13			XD RB#
MDI14			XD ALE
CRI LEDN	SD1 LED#	MS1 LED#	XD LED#
CRI PCTLN	SD1 PCTL#	MS1 PCTL#	XD PCTL#
CRI CD0	SD1 CD#		XD CV#
CRI CD1		MS1 CD#	XD CD#

5 IN 1 CARD READER

As close as possible to
CN35 Pin21



EMI reserve


MDIO0	R651	0	4	SD/XD/MS DATA0
MDIO1	R648	0	4	SD/XD/MS DATA3
MDIO2	R652	0	4	SD/XD/MS DATA2
MDIO3	R650	0	4	SD/XD/MS DATA3
MDIO4	R653	0	4	SD/XD/MS CMD
MDIO6	R361	0	4	XD WP#
MDIO7	R360	0	4	XD CLE
MDIO8	R649	0	4	XD/MS DATA4
MDIO9	R647	0	4	XD/MS DATA5
MDIO10	R646	0	4	XD/MS DATA6
MDIO11	R645	0	4	XD/MS DATA7
MDIO12	R299	0	4	XD RE#
MDIO13	R298	0	4	SD WP#(XD/RE#)
MDIO14	R301	0	4	XD CLE
CR1 CDIN	R294	0	MS	INS#
CR1 CDON	R293	0	4	SD CD#




Quanta Computer Inc.
PROJECT : ZY9B

Size	Document Number	Rev
	JMB380 Card Reader & 1394	1A
Date:	Thursday, September 17, 2009	Sheet 27 of 49


Giga-LAN BCM57780




TRANSFORMER




RJ45



LAN POWER




EEPROM




EEPROM Strapping

EEPROM Type	EECLK	EEDATA
24LC02	1	1
Internal	1	0


CODEC(ALC669X)



CENTER MONO





CODEC/AMP Power




Quanta Computer Inc.
PROJECT : ZY9B

Size	Document Number	Rev
	REALTEK ALC889X/MONO-AMP	1A
Date:	Thursday, September 17, 2009	Sheet 29 of 49



SPEAKER/HP AMP.

**SURR-SPK**


SUBWOOFER




LINE-OUT/SPDIFO

Main SPK/Center/Subwoofer_{EMI}


MIC




LINE IN




2nd SATA HDD (edge of board)




MAIN SATA HDD



ODD (SATA)



EE RETURN-PATH CAPACITORS




Quanta Computer Inc.
PROJECT : ZY9B

Wireless

+3.3V: 1000mA
+3.3Vaux: 330mA
+1.5V: 500mA



Fotprint : MIPCI-800055FB052GX-52P-LDV-NB4



Close CN21

Close CN23

TV and Debug





Quanta Computer Inc.



PROJECT : ZY9B

Size	Document Number	Rev 1A
MINI PCI-E card/TV		
Date: Thursday, September 17, 2009	Sheet 32 of 49	

NEW CARD



NEW CARD'S POWER SWITCH GMT: AL000577002
TI: AL002231000








Quanta Computer Inc.
PROJECT : ZY9B

Size	Document Number	Rev 1A
Date: Thursday, September 17, 2009 Sheet 33 of 49		


USB & ESATA




HOLES




USB_2PORT/B





USB_SWITCH/B




TP_Screen





PIPE LED will flash while
battery insert at C-test




CLK=MXM_SMCLK; MXMDATA=MXM_SMDATA12
1 and MMB2 need add ISOLATE circuit where are on MXM page.




MMB1 ATTN# D13




Quanta Computer Inc. PROJECT : ZY9B		
Size	Document Number	POWER/MMB/LAUNCH/LED Revision




INT K/B




Keyboard LED control




TOUCHPAD & Finger-Printer CONN.



BLUETOOTH CONNECTOR




CPU FAN



Quanta Computer Inc.
PROJECT : ZY9B

Size	Document Number	Rev
		1A


Date: Tuesday, September 22, 2009 Sheet 36 of 49



I/O ADDRESS SETTING

I/O Address		
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh


SHBM=0: Enable shared memory with host BIOS




1/13 Confirm by vendor mail :
 Disabled ('1') if using FWH device on LPC.
 Enabled ('0') if using SPI flash for both system BIOS and EC firmware

SM BUS PU


Change pull-up resistor (R148
 (R154) from 10K to 4.7Kohm



ACER ID




SPI FLASH




1/13 Confirm by vendor mail :
 If the Southbridge enables 'Long Wait Abort' by
 default, the flash device should be 50MHz (or faster)


At 11/24 add
 Winbond W25X16AVSSIG
 MXIC MX25L1605AMZC-15G
 EON EN25F16-100HIP
 AMIC A25L016
 AKE382P0N01
 AKE37FP0213
 AKE382AQ00
 AKE382N0800


HWPG




INTERNAL KEYBOARD STRIP SET







AOL1718 $R_{ds}=3\sim4.3m\Omega$
+5VPCU OCP:4A 400K
 $L(\text{ripple current})$
 $= (19-5) \cdot 5 / (1.5u \cdot 400k \cdot 19)$
 $\sim 6.14A$
13A $I_{ocp}=14 - (6.14/2) \sim 10.93A$
 $V_{th}=10.93A \cdot 4.3m\Omega = 46.999mV$
 $R(I_{lim}) = (46.999mV \cdot 10) / 5uA$
 $= 93.9 \sim 95.3K$




5	4	3	2	1
---	---	---	---	---




5	4	3	2	1
---	---	---	---	---

[PWM]




AO4710 Rdson=11.8~14.2mOhm
OCP=7.2-0.8A
L(ripple current)
=(19-1.05)*1.05/(2.2u*272k*19)
~1.6577A
14.2m*7=RILIM*20uA
RILIM=4.99K(4.97K)





Quanta Computer Inc.
PROJECT : ZY9B


Size	Document Number	Rev
	+1.05V(UP6111AQDD)	1A
Date:	Monday, September 21, 2009	Sheet 42 of 49




$$V_{out} = (PR150/PR149) \times 0.75 + 0.75$$

A01412 Rdson=3.8~4.6mOhm
OCP=12.21+0.5A
L(ripple current)
=(19-1.5)*1.5/(2.2u*400k*19)
~1.57A
4.6m*19=RILIM*10uA
RILIM=8.74K --- 8.87K
(10u*PR35)/Rdson+Delta_I/2=Iocp






[PWM]









Quanta Computer Inc.
PROJECT : ZY9B

Size	Document Number +VGPU_IO(ISL62872)	Rev 1A
Date:	Thursday, September 17, 2009	Sheet 45 of 49



[PWM]





[illegible]