



31ZY8MB0000
ZY8 MB ASSY(DC/GM/MXM)ASSY W/O CPU
31ZY8MB0010
ZY8 MB ASSY(QC/GM/MXM)ASSY W/O CPU


ZY8 SYSTEM BLOCK DIAGRAM



Clock Generator




CPU Clock select




BSEL Frequency Select Table

FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz

SMBus



Strap table



Pin 8 : PCI_0 or CKREQ#_A selection
0 = PCI_0 output
1 = CKREQ#_A (Control SRC_0 & SRC_2)

Pin 10 : PCI_1 or CKREQ#_B selection
0 = PCI_1 output
1 = CKREQ#_B (Control LCDCLK & SRC_4)


Pin 13 : For Pin 20/21 and 24/25 selection
 0 = LCDCLK & DOT96 for internal graphic (Setting)
 1 = 27M & 27M_SS & SRC_0 for external graphic

Pin 14 : For Pin 53/54 (CPU_ITP or SRC_8) selection
0 = SRC_8 (Setting)
1 = CPU_ITP



Quanta Computer Inc.
PROJECT : ZY8

Size	Document Number	Rev 2A
CLOCK GENERATOR		
Date:	Tuesday, February 17, 2009	Sheet 2 of 39



	QCI P/N
Intel Cantiga (G)M	AJ0QV080T06

[3] H_D# [0..63]

H_D#0	F2	H_D#_0
H_D#1	G8	H_D#_1
H_D#2	F8	H_D#_2
H_D#3	E6	H_D#_3
H_D#4	G2	H_D#_4
H_D#5	H6	H_D#_5
H_D#6	H2	H_D#_6
H_D#7	F6	H_D#_7
H_D#8	D4	H_D#_8
H_D#9	H3	H_D#_9
H_D#10	M9	H_D#_10
H_D#11	M11	H_D#_11
H_D#12	J1	H_D#_12
H_D#13	J2	H_D#_13
H_D#14	N12	H_D#_14
H_D#15	J6	H_D#_15
H_D#16	P2	H_D#_16
H_D#17	L2	H_D#_17
H_D#18	R2	H_D#_18
H_D#19	N9	H_D#_19
H_D#20	L6	H_D#_20
H_D#21	M5	H_D#_21
H_D#22	J3	H_D#_22
H_D#23	N2	H_D#_23
H_D#24	R1	H_D#_24
H_D#25	N5	H_D#_25
H_D#26	N6	H_D#_26
H_D#27	P13	H_D#_27
H_D#28	N8	H_D#_28
H_D#29	L7	H_D#_29
H_D#30	N10	H_D#_30
H_D#31	M3	H_D#_31
H_D#32	Y3	H_D#_32
H_D#33	AD14	H_D#_33
H_D#34	Y6	H_D#_34
H_D#35	Y10	H_D#_35
H_D#36	Y12	H_D#_36
H_D#37	Y14	H_D#_37
H_D#38	Y7	H_D#_38
H_D#39	W2	H_D#_39
H_D#40	AA8	H_D#_40
H_D#41	Y9	H_D#_41
H_D#42	AA13	H_D#_42
H_D#43	AA9	H_D#_43
H_D#44	AA11	H_D#_44
H_D#45	AD11	H_D#_45
H_D#46	AD10	H_D#_46
H_D#47	AD13	H_D#_47
H_D#48	AE12	H_D#_48
H_D#49	AE9	H_D#_49
H_D#50	AA2	H_D#_50
H_D#51	AD8	H_D#_51
H_D#52	AA3	H_D#_52
H_D#53	AD3	H_D#_53
H_D#54	AD7	H_D#_54
H_D#55	AE14	H_D#_55
H_D#56	AF3	H_D#_56
H_D#57	AC1	H_D#_57
H_D#58	AE3	H_D#_58
H_D#59	AC3	H_D#_59
H_D#60	AE11	H_D#_60
H_D#61	AE8	H_D#_61
H_D#62	AG2	H_D#_62
H_D#63	AD6	H_D#_63

U29A

H_A#_3
H_A#_4
H_A#_5
H_A#_6
H_A#_7
H_A#_8
H_A#_9
H_A#_10
H_A#_11
H_A#_12
H_A#_13
H_A#_14
H_A#_15
H_A#_16
H_A#_17
H_A#_18
H_A#_19
H_A#_20
H_A#_21
H_A#_22
H_A#_23
H_A#_24
H_A#_25
H_A#_26
H_A#_27
H_A#_28
H_A#_29
H_A#_30
H_A#_31
H_A#_32
H_A#_33
H_A#_34
H_A#_35

A14	H_A#3
C15	H_A#4
F16	H_A#5
H13	H_A#6
C18	H_A#7
M16	H_A#8
J13	H_A#9
P16	H_A#10
R16	H_A#11
N17	H_A#12
M13	H_A#13
E17	H_A#14
P17	H_A#15
F17	H_A#16
G20	H_A#17
B19	H_A#18
J16	H_A#19
E20	H_A#20
H16	H_A#21
J20	H_A#22
L17	H_A#23
A17	H_A#24
B17	H_A#25
L16	H_A#26
C21	H_A#27
J17	H_A#28
H20	H_A#29
B18	H_A#30
K17	H_A#31
B20	H_A#32
F21	H_A#33
K21	H_A#34
L20	H_A#35

H_A# [3..35] [3]

H_ADS#	H12	H_ADS# [3]
H_ADSTB#_0	B16	H_ADSTB#0 [3]
H_ADSTB#_1	G17	H_ADSTB#1 [3]
H_BNR#	A9	H_BNR# [3]
H_BPR#	F11	H_BPR# [3]
H_BREQ#	G12	H_BREQ# [3]
H_DEFER#	E9	H_DEFER# [3]
H_DBSY#	B10	H_DBSY# [3]
HPLL_CLK	AH7	CLK_MCH_BCLK [2]
HPLL_CLK#	AH6	CLK_MCH_BCLK# [2]
H_DPWR#	J11	H_DPWR# [3]
H_DRDY#	E9	H_DRDY# [3]
H_HIT#	H9	H_HIT# [3]
H_HITM#	E12	H_HITM# [3]
H_LOCK#	H11	H_LOCK# [3]
H_TRDY#	C9	H_TRDY# [3]

H_DINV#_0	J8	H_DINV#0 [3]
H_DINV#_1	L3	H_DINV#1 [3]
H_DINV#_2	Y13	H_DINV#2 [3]
H_DINV#_3	Y1	H_DINV#3 [3]

H_DSTBN#_0	L10	H_DSTBN#0 [3]
H_DSTBN#_1	M7	H_DSTBN#1 [3]
H_DSTBN#_2	AA5	H_DSTBN#2 [3]
H_DSTBN#_3	AE6	H_DSTBN#3 [3]

H_DSTBP#_0	L9	H_DSTBP#0 [3]
H_DSTBP#_1	M8	H_DSTBP#1 [3]
H_DSTBP#_2	AA6	H_DSTBP#2 [3]
H_DSTBP#_3	AE5	H_DSTBP#3 [3]

H_REQ#_0	B15	H_REQ#0 [3]
H_REQ#_1	K13	H_REQ#1 [3]
H_REQ#_2	F13	H_REQ#2 [3]
H_REQ#_3	B13	H_REQ#3 [3]
H_REQ#_4	B14	H_REQ#4 [3]

H_RS#_0	B6	H_RS#0 [3]
H_RS#_1	F12	H_RS#1 [3]
H_RS#_2	C8	H_RS#2 [3]

HOST

+1.05V

R170
221/F_4

WIDE(10):SPACING(20),
L<0.5"

R179
100/F_4

C222
.1u_4

H_SWING

H_RCOMP

R189
24.9/F_4

Layout Note:
WIDE(10):SPACING(20),
L<0.5"

H_SWING

H_RCOMP

+1.05V

R332
1K/F_4

2/3*VCCP
WIDE(10):SPACING(20),
L<0.5"

R330
2K/F_4

[3] H_CPURST#
[3] H_CPUSLP#

C464
*.1u_4

H_AVREF

H_SWING
H_RCOMP

H_CPURST#
H_CPUSLP#

H_AVREF
H_DVREF

CANTIGA_GM45



Quanta Computer Inc.
PROJECT : ZY8





Size	Document Number	Rev 3B
Date: Wednesday, February 11, 2009	Sheet 5 of 39	

GMCH HOST


Strap table

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	000= FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)
CFG8	Reserved	
CFG9	PCIe Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG10	PCIe Loopback enable	0 = Enabled 1 = Disabled (Default)
CFG11	Reserved	
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIe is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/iHDMI Device Present(Default) 1 = SDVO/iHDMI Device present
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present


Strap pin




[16] M_A_DQ[63:0]




DDR SYSTEM MEMORY A



[16] M_B_DQ[63:0]



DDR SYSTEM MEMORY B




GMCH (CANTIGA)





Quanta Computer Inc.




PROJECT : ZY8


Size	Document Number	Rev
	GMCH DDR I/F	3B
Date:	Wednesday, February 11, 2009	Sheet 8 of 39









Pin Name	Strap description	Sampled	Configuration			PU/PD
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0			
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default			
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default			
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default			
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable			
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0	SPI_CS#1	Boot Location	
			0	1	SPI	
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	1	0	PCI	
			1	1	LPC(Default)	






ICH PWROK




South Bridge Strap Pin (3/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
SPKR	No Reboot	PWROK	0 = Default 1 = No Reboot mode	PCSPK R166 *1K_4 +3V
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	DMI_TERM_SEL R383 *1K_4


Resume RST





CLK Enable




M/B ID





Board ID	ID2	ID1	ID0
default	0	0	0
	0	0	1
	0	1	0
	0	1	1
	1	0	0







MXM Module




CRT
IV@
EV@



LVDS





HDMI	TMDS (DC-coupled) DP (AC-coupled)
------	--------------------------------------




Close CN27


HDMI Hot-PLUG to SB and GPU

SDVO I2C
Control


ESD Protect




HDMI connector




DisplayPort




ESD Protect




DP connector DFHS28FR029




Giga-LAN BCM5764M/5784M




LAN POWER




EEPROM



TRANSFORMER



RJ45




Wireless


+3.3V: 1000mA
+3.3Vaux: 330mA
+1.5V: 500mA

Modify to 2Conn. at B-test


Fotprint : MINIPCI-AAA-PCL-099-P01-52P-LDV




H=4



TV and Debug




H=9




**Quanta Computer Inc.**
PROJECT : ZY8

Size	Document Number	Rev
	MINI PCI-E card/TV	3B
Date:	Friday, February 13, 2009	Sheet 21 of 39


2nd SATA HDD (edge of board)




MAIN SATA HDD



ODD (SATA)



EE RETURN-PATH CAPACITORS





Quanta Computer Inc.
PROJECT : ZY8




Size	Document Number	Rev
	SATA-HDD/ODD	3B
Date:	Friday, February 13, 2009	Sheet 22 of 39

IV@
EV@

The schematic diagram illustrates the power supply and signal connections for the AD5755R evaluation board. The power supply is derived from a +5V ADO source, which is decoupled by capacitors C582 (4.7uF) and C583 (.1uF) to ADOGND. The AD5755R (U41) is connected to this supply with its VDD pin to +5V, GND pin to ADOGND, and THERMALPAD pin to G1442. The input pins IN- and IN+ are connected to the CENTER OUT and ADOGND pins respectively. The BYPASS pin is connected to ADOGND, and the SHDN pin is connected to the [30] AMP_MUTE# pin. The output pins INCEN+ and INCEN- are connected to the INCEN+ and INCEN- pins of the AD5755R. The diagram also shows a network of resistors (R446, R442) and capacitors (C598, C585, C579) connected to the AD5755R pins.


At 11/13
change GND to ADOGND

NEW CARD




NEW CARD'S POWER SWITCH


At 11/18
Change GMT cost down version.
GMT: AL000577002
TI: AL002231000




POWER BOARD




M/B LED




Left side MMB



MMB Status




Right Side MMB




Quanta Computer Inc.
PROJECT : ZY8

Size	Document Number	Rev
3B	POWER/MMB/LAUNCH/LED	3B
Date:	Friday, February 13, 2009	Sheet 27 of 39

USB & ESATA




EN	D0	D1	CH-0	CH-1
0	X	X	Standby	Standby
1	0	0	0dB	0dB
1	1	0	Pre-emphasis (5dB)	0dB
1	0	1	0dB	Pre-emphasis (5dB)
1	1	1	Pre-emphasis (5dB)	Pre-emphasis (5dB)




HOLES


At 11/13
change HOLE1-38 1PIN to 9PIN



USB_2PORT/B






USB_SWITCH/B




INT K/B

At 11/18
SWAP




TOUCHPAD & Finger-Printer CONN.




Keyboard LED control


Remove: U12, C64, R44, C66.
Stuff: Q3, R42, Q2
at C-test



BLUETOOTH CONNECTOR




CPU FAN



Quanta Computer Inc.
PROJECT : ZY8

Size	Document Number	Rev
		3B

Date: Monday, February 16, 2009 Sheet 29 of 39




I/O ADDRESS SETTING

	I/O Address	
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHBM=0: Enable shared memory with host BIOS


1/13 Confirm by vendor mail :
Disabled (*) if using FWH device on LPC.
Enabled (0) if using SPI flash for both system BIOS and EC firmware

SM BUS PU




change to 10K ohm,
2nd MBCLK/MBDATA and MXM SMCLK12/MXM SMDATA12 PU to +3V at B-test

ACER ID





SPI FLASH




1/13 Confirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)

At 11/24 add	
Winbond W25X16AVSSIG	AKE38ZP0N01
MXIC MN25L1605AM2C-15G	AKE37FP0Z13
EON EX25F16-100HIP	AKE38ZA0Q00
AMIC A25L016	AKE38ZN0800


HWPG

**VR Cap.**



POWER-ON Switch



CIR




INTERNAL KEYBOARD STRIP SET





Input sense resistor and Constant power setting table

	120W MXM	90W MXM
R1	20m Ohm CS+020AGM00	20m Ohm CS+020AGM00
R2	2.73K Ohm CS22743F901	6.19K Ohm CS26193F929
R3	10K Ohm CS31003F949	10K Ohm CS31003F949

change Value
to 47K ohm at
B-test



follow ZK2 footprint at B-test



$$LIM = (1/R2) * (((0.05/VREF=2.39)VACLM) + 0.050)$$


$$CURRNT LIMIT POINT = (90w/19v) * 0.85 = 4.026A$$


$$4.026A = (1/0.02) * (((0.05/2.365)VacLm + 0.05)$$



$$VacLm = ((33//152)/(33//152+19.6//152)) * Vref$$




$$R2 = \text{adapter current sense resistence}$$

CELL-SET = Hi -----> Cells = VDD -----> 4S
CELL-SET = Low -----> Cells = GND -----> 3S









[illegible]