


Big Bear 2A (AS 18") Block Diagram

Project code: 91.4AJ01.001
PCB P/N : 48.4AJ01.001
REVISION : 08208-1

PCB STACKUP

TOP
VCC
S
S
GND
BOTTOM

SYSTEM DC/DC TPS51125 47	
INPUTS	OUTPUTS
DCBATOUT	5V_S5(7A)
	3D3V_S5(7A)
SYSTEM DC/DC TPS51124 48	
INPUTS	OUTPUTS
DCBATOUT	1D1V_S0(8A)
	1D2V_S0(5A)
SYSTEM DC/DC TPS51117 49	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S3(10A)
RT9026PFP	50
1D8V_S3	DDR_VREF_S3
	0D9V_S3(1A)
RT9166	50
3D3V_S0	2D5V_S0
	(300mA)
G957	50
3D3V_S0	1D5V_S0
	(1A)
G9161	50
3D3V_S5	1D2V_S5
	(400mA)
CHARGER MAX8731A 51	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR
	18V 6.0A
	UP+5V
	5V 100mA
CPU DC/DC ISL6265HR 46	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0_0
	0~1.55V 18A
	VCC_CORE_S0_1
	0~1.55V 18A
	VDDNB
	0~1.55V 18A



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

BLOCK DIAGRAM		
Size	Document Number	Rev
A3	Big Bear 2A	SC
Date:	Monday, October 27, 2008	Sheet 1 of 55


5	4	3	2	1
D				
C				
B				
A				

<Core Design>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HISTORY			
Size	Document Number		Rev
A3	Big Bear 2A		SA
Date:	Monday, October 27, 2008		
	Sheet	2 of	55
		1	




-1_1014



-1_1014



-1_1014



-1_1014



-1_1014



-1_1014




-1_1014



-1_1014




-1_1014



-1_1014



-1_1014




-1_1014



-1_1014




-1_1014



-1_1014




-1_1014



-1_1014



-1_1014



-1_1014



-1_1014




-1_1014




-1_1014



-1_1014



-1_1014



-1_1014

Due to PLL issue on current clock chip, the SBlink clock need to come from SRC clocks for RS740 and RS780. Future clock chip revision will fix this.

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

CL=20pF±0.2pF
CLKREQ# Internal pull high

NB CLOCK INPUT TABLE


NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SINGLE END)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	NC	100M DIFF	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF

* RS780 can be used as clock buffer to output two PCIe reference clocks
By default, chip will configured as input mode, BIOS can program it to output mode.


SEL_27	1	27MHz non-spreading singled clock on pin 5 and 27MHz spread clock on pin 6
REF2	0*	100MHz differential spreading SRC clock
SEL_SATA	1	100MHz non-spreading differential SATA clock
REF1	0*	100MHz differential spreading SRC clock
SEL_HTT66	1	66MHz 3.3V single ended HTT clock
REF0	0*	100MHz differential HTT clock

* default

CPU_CLK(200MHz)



-1_1014



-1_1014

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title

CLKGEN_ICS9LPRS480

Size

Document Number

Rev

A3

Big Bear 2A

SA

Date


Monday, October 27, 2008

Sheet


3

of

55





State	Specification	Notes	2M200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
S0.C0.P2	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1300 MHz
	TDP	3	TBD
S0.C0.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
S0.C0.P4	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P5	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
S0.C0.P6	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
S0.C0.P7	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V



SKT-CPU638P-GP-U2
62.10055.111
2ND = 62.10055.251
SKT - BGA638H176


<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU_HT_LINK I/F (1/4)		
Size A3	Document Number Big Bear 2A	Rev SA
Date: Monday, October 27, 2008 Sheet 4 of 55		





SKT-CPU638P-GP-U2
62.10055.111
2ND = 62.10055.251

CLOSE TO CPU



U38C MEM-DATA




SKT-CPU638P-GP-U2
62.10055.111
2ND = 62.10055.251

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU_DDR (2/4)	
Size	Document Number	Rev	SA
A3	Big Bear 2A		
Date:	Monday, October 27, 2008	Sheet	5 of 55



The Processor has reached a preset maximum operating temperature. 100°C
I=Active HTC
O=FAN



CPU DBREQ#	1	TP17	TPAD14-GP
CPU DBRDY	1	TP50	TPAD14-GP
CPU TCK	1	TP21	TPAD14-GP
CPU TMS	1	TP23	TPAD14-GP
CPU TDI	1	TP20	TPAD14-GP
CPU TRST#	1	TP19	TPAD14-GP
CPU TDO	1	TP18	TPAD14-GP
1D8V_S3	1	TP29	TPAD14-GP
HDT RST#	1	TP183	TPAD14-GP

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU_Control&Debug_(3/4)




Size
A


Document Number	
-----------------	--

Big Bear 2A


Date: Monday, October 27, 2008

Sheet 6 of 55








<Core Design>



REVERSE TYPE




(A2)




PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

Decoupling Capacitor




Place these Caps near DM1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0.9V_S3

Place these Caps near DM2





Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0.9V_S3



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
DDR DAMPING & TERMINATION		
Size A3	Document Number	Rev SA
Big Bear 2A		
Date: Monday, October 27, 2008	Sheet 10	of 55



RS780M Display Port Support(muxed on GFX)

DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1

MINICARD

LAN

MINICARD TV

NEW CARD

MINICARD

LAN

MINICARD TV

NEW CARD


A-LINK

<Core Design>

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	ATI-RS780M_HT LINK&PCIE(1/3)	
Size	Document Number	Rev
A3	Big Bear 2A	SA
Date:	Monday, October 27, 2008	Sheet 11 of 55







STRAP_DEBUG_BUS_GPIO_ENABLEb
Enables the Test Debug Bus using GPIO.(PIN: RS780M--> VSYNC#)
*1 :Disable 0 : Enable

RS780: Enables Side port memory (RS780 use HSYNC#)
*1 :Disable 0 : Enable



SUS_STAT#
Selects Loading of STRAPS From EEPROM
*1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected,
or use default values if not connected

	GPIO MODE	
STRP_DATA	*1	0
VCC_NB	1.0V	1.1V







$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1



SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-



<Core Design>




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **SWITCH**

Size: **A3** Document Number: **Big Bear 2A** Rev: **SB**

Date: Monday, October 27, 2008 Sheet 14 of 55

LAUNCH



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAUNCH & LID

Size
A4

Document Number


Big Bear 2A

Rev
SC





Date: Monday, October 27, 2008

Sheet 15 of 55

LCD/INVERTER/CCD CONN



SD_0901:Change "LCD1" Pin 7, 8, 10 to GND.



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LCD CONN

Size
A4

Document Number





Big Bear 2A

Rev
SC

Date: Monday, October 27, 2008


Sheet 16 of 55

LED



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipel Hsien 221, Taiwan, R.O.C.




Title			
LED & LAUNCH			
Size	Document Number		Rev
A3	Big Bear 2A		SC
Date:	Monday, October 27, 2008		Sheet 17 of 55



Layout Note:


* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR




Hsync & Vsync level shift


For DIS CRT



For UMA CRT



DDC_CLK & DATA level shift






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.


Title		CRT Connector	
Size	Document Number	Rev	
Date: Monday, October 27, 2008		Big Bear 2A	
Sheet 18		of 55	

HDMI SM BUS LEVEL shifter

Close HDMI1







Place near MXM connector



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

HDMI CONNECTOR			
Size	Document Number	Rev	
A3	Big Bear 2A	SD	
Date:	Monday, October 27, 2008	Sheet	19 of 55




POWER EXPRESS SUPPORT

PE_GPIO0 MXM RESET H: Enable



PE_GPIO1 MXM POWER ENABLE H: Enable

PE_GPIO2 MODE SWITCH

TMD5_HP0D MXM HOT PLUG






PLACE SATA AC DECOUPLING
CAPS CLOSE TO SB700




SB700

Part 2 of 5



REQUIRED STRAPS
REQUIRED SYSTEM STRAPS




DEBUG STRAPS

	PCI_CLK2	PCI_CLK3	CLK_PCI_LOM CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17 , SB_GPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM


NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	


Note: SB700 has 15K internal PU FOR PCI_AD[30:23]



ODD Connector




SD_0828




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CDROM			
Size	Document Number		Rev
A4	Big Bear 2A		SD
Date:	Monday, October 27, 2008	Sheet 26 of	55

SATA HDD Connector



2ND SATA HDD Connector



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD

Size	Document Number
------	-----------------

A4

Big Bear 2A


Rev

SD

Date: Monday, October 27, 2008

Sheet 27 of 55

BLUETOOTH MODULE




<Core Design>

Title		Rev	
Size		Document Number	
A4		SA	
Date:		Monday, October 27, 2008	
Sheet		28 of 55	

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





BLUETOOTH

Big Bear 2A



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
MDC	
Size	Document Number
A4	Big Bear 2A
Date:	Monday, October 27, 2008
Sheet	29 of 55



ESD Protection

緯創資通

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

USB

Size

A4

Document Number

Big Bear 2A


Rev

SB


Date: Monday, October 27, 2008

Sheet 30 of 55

Finger printer

























SD_0903



<Core Design>

Title		
Finger Printer		
Big Bear 2A		
Size	Document Number	Rev
A4		SD
Date:	Monday, October 27, 2008	Sheet 31 of 55




Place PLLVDD/AVDDL
CKT as close to chip as
possible

R349 change to Bead
for Transmitter Distortion


<Core Design>			
緯創資通 Wistron Corporation			
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
BCM5764MKMLG			
Size	Document Number	Rev	
A3	Big Bear 2A	SA	
Date:	Monday, October 27, 2008	Sheet	33 of 55




NV SMBus
A(pin143&145) : VGA(CRT) / DOCK
B(pin218&220) : DVI
C(pin208&210) : HDMI / TPI / LVDS





NEWCARD Connector



TOP VIEW



Place them Near to Connector



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

NEW CARD

Size

Document Number

A4

Big Bear 2A



Rev

SC

Date: Monday, October 27, 2008


Sheet 36 of 55

Mini Card Connector(TV) UPPER SLOT
Mini Card Connector(WLAN) LOWER SLOT





Sheet 37 of 55

AUDIO OP AMPLIFIER





Gain= $R_f/R_i=52K/20K=2.6V/V$
 $f(HP)=1/(2 \pi * 20K * 0.47\mu f)=16.9Hz$
If $V_{IN}=1.54V$ Gain=2.6V/V $R_L=4\Omega$ $V_0(peak)=4V$ $V(rms)=2.828V$
Power= $2.828^2/4=1.999W$



Gain= $R_f/R_i=40K/18K=2.2V/V$
 $f(HP)=1/(2 \pi * 18K * 0.47\mu f)=18Hz$
If $V_{IN}=1.54V$ Gain=2.2V/V $R_L=4\Omega$ $V_0(peak)=3.38V$ $V(rms)=2.390V$
Power= $2.390^2/4=1.428W$

KBC_MUTE_GPI08



Gain= $R_f/R_i=20K/18K=0.9V/V$
 $f(HP)=1/(2 \pi * 20K * 0.47\mu f)=16.9Hz$
If $V_{IN}=1.54V$ Gain=0.9V/V $R_L=4\Omega$ $V_0(peak)=4V$ $V(rms)=2.828V$
Power= ?

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO AMP

Size

A3

Document Number

Big Bear 2A

Rev

SB

Date

Monday, October 27, 2008


Sheet

39


of

55

LINE IN




MIC IN





SD_0912 change 2nd


SUBWOOFER



REAR Speaker




LINE OUT



SD_0827

INT. MIC



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO JACK

Size

A4

Document Number


Big Bear 2A

Rev


SD

Date: Monday, October 27, 2008


Sheet 40 of 55



BIOS




CIR Module



GOLDEN FINGER FOR DEBUG BOARD

TOP VIEW



(BOTTOM VIEW)

A15	(B1)
A14	(B2)
...	...
A2	(B14)
A1	(B15)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **BIOS & CIR**

Size **A4** Document Number


Big Bear 2A

Rev **SB**


Date: Monday, October 27, 2008

Sheet 42 of 57


Aux Power 3D3V_AUX_S5



Run Power




PX Run Power



SD_0902

PX Run Power Discharge circuit



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	<i>RUN POWER and 3D3V AUX S5</i>
-------	---


Size	Document Number	Rev
------	-----------------	-----

A3
Big Bear 2A
SD


Date: Monday, October 27, 2008
 Sheet 42 of 57

Date: Monday, October 27, 2008 Sheet 43 of 57


Adapter




SN0608098




DCDC 1D2V(TPS5117)




CPU_CORE ISL6265HRTZ




1D8V/0D9V(TPS5116)




1D1V(TPS5117)




2.5V LDO EMC4002




1.5V LDO







CHARGER BQ24745



<Core Design>




2008/04/15




Design Current = 6A
Max Current = 7A
OCP min = 10A


Cyntec 7*7*3
DCR=30mohm, Irating=6A
Isat=13.5A




2008/04/18




Close to VFB Pin (pin5)




ACOUSTIC NIOSE
Id=7A
Qg=8.7~13nC
Rdson=23~30mohm



Id=7A
Qg=8.7~13nC
Rdson=23~30mohm




Id=7.7A
Qg=8.5~13nC
Rdson=16.5~21mohm




Design Current = 6A
Max Current = 7A
OCP min = 10A

2008/04/18




2008/04/17



$$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$$


$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in}))$$




	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1 + R2) / R2$ --> PWM mode
 $V_{out} = 0.764V * (R1 + R2) / R2$ --> Skip Mode

2008/04/17





20080307_Modify by
Brian
ACOUSTIC NIOSE



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.


Title			TPS51124 1D1V 1D2V		
Size	Document Number				Rev
A3					SA
Date:	Monday, October 27, 2008		Sheet	48	of 57



Vo(cal)=1.8214V
1D8V Iomax=10A
OCP>15A

TC13
 SE330U2VDM-L-GP
 79.33719.L01
 2ND = 77.C3371.051
 2008/04/18

$$V_{out} = 0.75 * (R1 + R2) / R2$$







<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
1D8V(PS5117)		
Size	Document Number	Rev
A4	Big Bear 2A	SB
Date:	Monday, October 27, 2008	Sheet 49 of 57

G957

1D5V_S0
Iomax=1A1D2V_S5
Iomax=400mA2D5V_S0
Iomax=0.3A 2D5V/300mAIomax=1A
OCP>2A

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

0D9V&2D5V&1D25V&1D5V

Size

Document Number

A4

Big Bear 2A


Rev

SB


Date: Monday, October 27, 2008

Sheet 50 of 57

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size
A4

Document Number

Big Bear 2A


SA

Date: Monday, October 27, 2008

Sheet	52	of	57
-------	----	----	----



REAR1




FRONT1




INT. MIC




EKCEN1




LEDB1




KB1




PWCN1




FP2




TPDA1




BLUE1




USBCN1




FAN1



BAT1



DC1



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

EMI/Spring/Boss

Size
A3

Document Number

Rev

Big Bear 2A

SC

Date: Monday, October 27, 2008

Sheet 54 of 57