


ZYB & ZYBA SYSTEM BLOCK DIAGRAM


A@ --> Arrandale use
E@ --> Discrete use
SW@ --> Switch use
IV@ --> UMA use




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	ZYB Block Diagram	1A
Date:	Tuesday, January 12, 2010	Sheet 1 of 51

GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5V_SUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+VGPUCORE	+0.9V~+1.1V	GPU CORE POWER	dGPU_VRON	Discrete enable
+1.05V_GFX	+0.9V~+1.1V	GPU I/O POWER	dGPU_VRON	Discrete enable
+1.5V_GFX	+1.5V	VRAM CORE POWER	dGPU_VRON	Discrete enable
+1.8V_VGA	+1.8V	LVDS/PLL POWER	dGPU_VRON	Discrete enable
+3.3V_GFX	+3.3V	PEG/HDMI/CRT POWER	dGPU_VRON	Discrete enable

Thermal Follow Chart




Modify on C test




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus







CLK Enable




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number Clock Generator	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 3 of 51



	PROJECT : ZYB & ZYBA Quanta Computer Inc.		
	Size	Document Number AUBURNA 1/4	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 4 of 51	


AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	AUBURND 2/4	1A
Date:	Tuesday, January 18, 2010	Sheet 5 of 51


AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)



AUBURNDALE/CLARKSFIELD PROCESSOR (GND)




AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)




Processor Strapping

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed




The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed. (ES1 only)

RTC Circuitry



HDA_SYNC (PCH strap pin)
Internal weak pull-down
VCCVRM=>+1.8V (default)
external pull-up
VCCVRM=>+1.5V

HDA Bus




Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R773, R775, R776 & R777 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.


HDA Bus for Modem(CLG)

HDA Bus for Modem(CLG)

PCH SPI



IBEX PEAK-M (HDA, JTAG, SATA)



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	ZY9B note												
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V0  SPKR												
INIT3_3V	Reserved	PWROK	1 = Default (weak pull-up 20K) Should not be pull-down													
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	 PCL_GNT3# 10												
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+VCCRTC  PCH_INVRMEN												
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI</td></tr><tr><td>1</td><td>0</td><td>PCI</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI	1	0	PCI	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]
GNT1#	GNT0#	Boot Location														
1	1	SPI														
1	0	PCI														
0	0	LPC														
GNT0#	Boot BIOS Selection 0 [bit-0]	PWROK		 PCL_GNT0# 10 PCL_GNT1# 10												
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN												
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 32ohm)	+1.8V0  NV_ALE 10												
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 32ohm	+1.8V0  NV_CLE 10												
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)	 HDA_DOCK_EN#												
SPI_MOSI	iTPM function Disable	MEPWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V0  SPI_SI_R												
HDA_SDO	Reserved	RSMRST#	Should not be pull-up (weak pull-down 20K)													
GPIO8	Reserved	RSMRST#	Should not be pull-down (weak pull-up 20K)	+3V_SS  RSV_GPIO8 10												
GPIO27	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)													
HDA_SYNC	On-die PLL PWR supply select	RSMRST#	0 = 1.8V supply (weak pull-down 20K) 1 = 1.5V supply	use default (0 = 1.8V supply)												
GPIO15	Reserved	RSMRST#	0 = TLS no Confidentiality (weak pull-down 20K) 1 = TLS Confidentiality	+3V_SS  CR_WAKE# 11												



9

CAP. Close connect side




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	IBEX PEAK-M 2/6	1A
Date:	Tuesday, January 19, 2010	Sheet 9 of 51




IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)




GPU RST#


11



GPIO Pull-up/Pull-down



SV_SET_UP 1-X High = Strong (Default)





Integrated Clock Chip Enable	
BOARD_ID0	High = Discrete Low = SW
RSV_GPIO8	High = Disable Low = Enable



PROJECT : ZYB & ZYBA
Quanta Computer Inc.


Size	Document Number	Rev
	IBEX PEAK-M 4/6	1A
Date:	Tuesday, January 19, 2010	Sheet 11 of 51







DDR_RVS (DDR)

	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	1
CHB1	1	0



DDR3-DIMM0_H=5.2_RVS

Place these Caps near So-Dimm0.



DM signals are not present on Clarksfield processor. All DM signals can be left as No Connect on Clarksfield and connected directly to GND on SO-DIMM side for Clarksfield only designs.




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	DDR3 SO-DIMM-0	1A
Date:	Tuesday, January 19, 2010	Sheet 14 of 51



DDR_RVS (DDR)

	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	1
CHB1	1	0



E@DDR3-DIMM0_H=9.2_RVS


Place these Caps near So-Dimm0.





PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number DDRIII SO-DIMM-0	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 15 of 51

DDR_RVS (DDR)




M_B_DQ[63:0] 5,17



16

Place these Caps near So-Dimm1.



- 14,15,17,18,44 +0.75V_DDR_VTT
- 14,15,17,18,44 +1.5V_SUS
- 14,15,17,44 +SMDDR_VREF
- 3,4,8,9,10,11,12,14,15,17,22,27,28,29,31,32,34,36,37,38,40,41,46,48 +3V



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	DDR3 SO-DIMM-1	1A
Date:	Tuesday, January 19, 2010	Sheet 16 of 51

DDR_RVS (DDR)

	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1

5,16 M_B_A[15:0]

5,16 M_B_BS#0
5,16 M_B_BS#1
5,16 M_B_BS#2
7 M_B_CS#2
7 M_B_CS#3
7 M_B_CLK2
7 M_B_CLK2#
7 M_B_CLK3
7 M_B_CLK3#
7 M_B_CKE2
7 M_B_CKE3
5,16 M_B_CAS#
5,16 M_B_RAS#
5,16 M_B_WE#

3,14,15,16,34 CLK_SCLK
3,14,15,16,34 CLK_SDATA

7 M_B_ODT2
7 M_B_ODT3
5,16 M_B_DM[7:0]

M_B_A0 98
M_B_A1 97
M_B_A2 96
M_B_A3 95
M_B_A4 94
M_B_A5 91
M_B_A6 90
M_B_A7 86
M_B_A8 89
M_B_A9 85
M_B_A10 107
M_B_A11 84
M_B_A12 83
M_B_A13 119
M_B_A14 80
M_B_A15 78

109 BA0
108 BA1
79 BA2
114 S0#
121 S1#
101 CK0
103 CK0#
102 CK1
104 CK1#
73 CKE0
74 CKE1
115 CAS#
110 RAS#
113 WE#
197 SA0
201 SA1
202 SCL
200 SDA

116 ODT0
120 ODT1

M_B_DM0 11
M_B_DM1 28
M_B_DM2 46
M_B_DM3 63
M_B_DM4 136
M_B_DM5 153
M_B_DM6 170
M_B_DM7 187

5,16 M_B_DQS[7:0]

5,16 M_B_DQS#7[7:0]

M_B_DQS0 12
M_B_DQS1 29
M_B_DQS2 47
M_B_DQS3 64
M_B_DQS4 137
M_B_DQS5 154
M_B_DQS6 171
M_B_DQS7 188
M_B_DQS#0 10
M_B_DQS#1 27
M_B_DQS#2 45
M_B_DQS#3 62
M_B_DQS#4 135
M_B_DQS#5 152
M_B_DQS#6 169
M_B_DQS#7 186

E@DDR3-DIMM1_H=9_2_RVS


PC2100 DDR3 SDRAM SO-DIMM (204P)

JDIM3A

DO0 5
DO1 7
DO2 15
DO3 17
DO4 6
DO5 16
DO6 18
DO7 21
DO8 23
DO9 33
DO10 35
DO11 22
DO12 24
DO13 34
DO14 36
DO15 39
DO16 41
DO17 51
DO18 53
DO19 40
DO20 50
DO21 42
DO22 50
DO23 52
DO24 57
DO25 59
DO26 67
DO27 69
DO28 56
DO29 68
DO30 70
DO31 129
DO32 131
DO33 141
DO34 143
DO35 130
DO36 132
DO37 140
DO38 142
DO39 147
DO40 149
DO41 157
DO42 159
DO43 146
DO44 148
DO45 158
DO46 160
DO47 163
DO48 165
DO49 175
DO50 177
DO51 164
DO52 166
DO53 174
DO54 176
DO55 181
DO56 183
DO57 191
DO58 193
DO59 180
DO60 182
DO61 192
DO62 194
DO63 194

M_B_DQ05 5
M_B_DQ1 7
M_B_DQ3 15
M_B_DQ7 17
M_B_DQ6 6
M_B_DQ2 16
M_B_DQ4 18
M_B_DQ12 21
M_B_DQ13 23
M_B_DQ14 33
M_B_DQ15 35
M_B_DQ9 22
M_B_DQ8 24
M_B_DQ10 34
M_B_DQ11 36
M_B_DQ16 39
M_B_DQ17 41
M_B_DQ22 51
M_B_DQ23 53
M_B_DQ17 40
M_B_DQ21 42
M_B_DQ19 50
M_B_DQ18 52
M_B_DQ24 57
M_B_DQ28 59
M_B_DQ26 67
M_B_DQ30 69
M_B_DQ29 56
M_B_DQ25 68
M_B_DQ31 70
M_B_DQ32 129
M_B_DQ33 131
M_B_DQ34 141
M_B_DQ39 143
M_B_DQ36 130
M_B_DQ37 132
M_B_DQ35 140
M_B_DQ38 142
M_B_DQ45 147
M_B_DQ40 149
M_B_DQ43 157
M_B_DQ41 159
M_B_DQ41 146
M_B_DQ44 148
M_B_DQ46 158
M_B_DQ42 160
M_B_DQ48 163
M_B_DQ53 165
M_B_DQ50 175
M_B_DQ55 177
M_B_DQ52 164
M_B_DQ49 166
M_B_DQ54 174
M_B_DQ51 176
M_B_DQ57 181
M_B_DQ60 183
M_B_DQ59 191
M_B_DQ63 193
M_B_DQ56 180
M_B_DQ58 182
M_B_DQ62 192
M_B_DQ61 194

M_B_DQ[63:0] 5,16



+1.5V_SUS


JDIM3B

VDD1 75
VDD2 76
VDD3 81
VDD4 82
VDD5 87
VDD6 88
VDD7 93
VDD8 94
VDD9 99
VDD10 100
VDD11 105
VDD12 111
VDD13 112
VDD14 117
VDD15 118
VDD16 123
VDD17 124
VDD18 124

VSS16 44
VSS17 48
VSS18 49
VSS19 54
VSS20 55
VSS21 60
VSS22 61
VSS23 65
VSS24 66
VSS25 71
VSS26 72
VSS27 128
VSS28 133
VSS29 134
VSS30 138
VSS31 139
VSS32 144
VSS33 145
VSS34 150
VSS35 151
VSS36 155
VSS37 156
VSS38 161
VSS39 162
VSS40 167
VSS41 168
VSS42 172
VSS43 173
VSS44 178
VSS45 179
VSS46 184
VSS47 185
VSS48 189
VSS49 190
VSS50 195
VSS51 196
VSS52 196


PC2100 DDR3 SDRAM SO-DIMM (204P)

E@DDR3-DIMM1_H=9_2_RVS



7,16,18 VREF_DQ_DIMM1


16,18 +SMDDR_VREF_DIMM1



Close to SO-DIMM

- 14,15,16,18,44 +0.75V_DDR_VTT
- 14,15,16,18,44 +1.5V_SUS
- 14,15,16,44 +SMDDR_VREF
- +3V

Place these Caps near So-Dimm1.




maybe can save



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	DDR11 SO-DIMM-1	1A
Date:	Tuesday, January 19, 2010	Sheet 17 of 51






Del CPU XDP Connector




Del Braidwood

18

S3 leakage solution(CLG)





Broadway- AJ076900T01
Madison - AJ007720T02

 PROJECT : ZYB & ZYBA Quanta Computer Inc.		
Size	Document Number	Rev
	Madison/Broadway-PCIE I/F	1A
Date:	Tuesday, January 19, 2010	Sheet 19 of 51

GPU Power-on sequence

- 1 => +VGPU_CORE
- 2 => +VGPU_IO
- 3 => +1V
- 4 => +1.5V_GPU
- 5 => +3V_D
- 6 => +1.8V_GPU
- 7 => dGPU_PWROK

1.8V GPIO

3.3V GPIO


For EMI


SW@Madison/Broadway_M2




PROJECT : ZYB & ZYBA
Quanta Computer Inc.


Size	Document Number	Rev
	Madison/Broadway-HOST I/F	1A
Date	Tuesday, January 19, 2010	Sheet 20 of 51







PIN STRAPS



Memory Aperture size

GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB

Audio Table


EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED ENABLE EXTERNAL BIOS ROM	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	000	See Memory Aperture size
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[10] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM




DDR3 VRAM SIZE Strap


DDR3 VRAM size

Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	512MB	1	1	0
			1GB	1	0	0
			2GB	1	0	1
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	512MB	0	1	0
			1GB	0	0	0
			2GB	0	0	1
AMD	23EY2387MA-12	AKD5LGGT700		0	1	0

Thermal Sensor



Samsung-1GB



RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.




PROJECT : ZYB & ZYBA
Quanta Computer Inc.


Size	Document Number	Rev
	Strip/Thermal	1A
Date:	Tuesday, January 19, 2010	Sheet 24 of 51

21 VMA_DQ[63..0] VMA_DQ[63..0]
 21 VMA_DM[7..0] VMA_DM[7..0]
 21 VMA_RDQS[7..0] QSA[7..0]
 21 VMA_WDQS[7..0] QSAW[7..0]


CHANNEL A: 512MB DDR3 (64M*16*4pcs)




Park, M92M Use Channel B Memory Interface Only




Group-A0 VREF




Group-A1 VREF




MEM_A0 CLK




Group-A0 decoupling CAP




Group-A1 decoupling CAP




MEM_A1 CLK




CRT SWITCH(CRT)




CRT(CRT)










LVDS(LDS)




LCD Power(LDS)




Backlight Control(LDS)



Lid Switch (HSR)




HDMI HPD(HDM)




HDMI LEVEL SHIFTER(HDM)

PS8101 :: AL008101000




UMA => PS8101 Exist
SG and Dis only => PS8101 del

28



PC0 internal PD
PC1 internal PD
DDCBUF_EN internal PD
CFG internal PD
DDC_EN internal PU




set EQ of PS8101 at
4dB (recommended
setting) on 9/22


reserve a pull-up resistor
for turning on DDC active
buffer of PS8101

(HDM)

From EXT VGA




EMI reserve for HDMI(HDM)




Close connector


ESD Protect



HDMI connector(HDM)




(HDM)




S	Yn
0	EV
1	IV

AU6433 CardReader(MMC)




4 IN 1 CARD READER (MMC)


29



Main	DFHD36MS017
Second	DFHD38MS013



Close to connector




PROJECT : ZYB & ZYBA
Quanta Computer Inc.


Size	Document Number AU6433 CardReader	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 29 of 51

Lan/B(LAN)

30




Hole(OTH)




 PROJECT : ZYB & ZYBA Quanta Computer Inc.		
Size	Document Number	Rev
	Lan/B & Hole	1A
Date:	Tuesday, January 19, 2010	Sheet 30 of 51

CODEC(ADO)



CODEC/AMP Power(ADO)




31




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	REALTEK ALC669X	1A
Date:	Tuesday, January 19, 2010	Sheet 31 of 51


SPEAKER AMP(AMP)




Modify on B test




AMP_G441 Power(ADO)



LINE-OUT/SPDIFO(AMP)



Main SPK and SUBWOOFER(AMP)




SUBWOOFER(AMP)


LFF for $f_c(-3dB)=500Hz$

SD : shutdown signal for IC10M=disable , HSD=enable


SHUTDOWN	TPA3110D1
1 (0V-0.8V)	SHUTDOWN
8 (2V - 50V)	ACTIVE




SUBWOOFER Power(AMP)




MIC(AMP)




LINE IN(AMP)




AMO GAIN(AMP)



2nd SATA HDD (HDD)




MAIN SATA HDD(HDD)



ODD SATA(ODD)




This ODD must be use eSATA Port





Wireless 1(MPC)

+3.3V: 1000mA
+3.3Vaux: 330mA
+1.5V: 500mA

Footprint : MIPCI-800055FB052GX-52P-LDV-NB4





Wireless 2 (MPC)



 PROJECT : ZYB & ZYBA Quanta Computer Inc.		
Size	Document Number	Rev
	MINI PCI-E card	1A
Date:	Tuesday, January 19, 2010	Sheet 34 of 51

USB(USB)

**USB/B**


35




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number INT USB/ EXT USB	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 35 of 51

POWER BOARD(UIF)




SW/B(UIF)




M/B(Battery) LED(uif)


36




INT K/B(KBC)




TOUCHPAD(TPD)



BLUETOOTH CONNECTOR(BTM)




CPU FAN(THM)



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	KB/FAN/TP/BT	1A
Date:	Tuesday, January 19, 2010	Sheet 37 of 51

EC(KBC)




I/O ADDRESS SETTING

38


SHBM=0: Enable shared memory with host BIOS

1/13 Confirm by vendor mail :
Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware

SM BUS PU



SPI FLASH




1/13 Confirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)

At 11/24 add

Winbond	W25X16AVSSIG	AKE38FP0N01
MXIC	MX25L1605DM2I-12G	AKE38FP0Z00
AMIC	A25L016M-F	AKE38ZN0800


HWPG




INTERNAL KEYBOARD STRIP SET



VR Cap.





POWER-ON Switch



SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery
SM Bus 2	PCH
SM Bus 3	VGA Thermal
SM Bus 4	





+5V_GPU circuit delete

$$L(\text{ripple current}) = \frac{(V_{in} - V_{out})}{(L \cdot \text{Freq})} \cdot \left(\frac{V_{out}}{V_{in}} \right)$$

$$= \frac{(9 - 5)}{(2.2 \mu\text{H} \cdot 0.4\text{M})} \cdot \left(\frac{5}{9} \right) = 2.52\text{A}$$

$$\text{IOCP} = 12\text{A} - (2.52\text{A}/2) = 10.74\text{A}$$

$$V_{th} = 10.74\text{A} \cdot 14\text{m}\Omega = 150.36\text{mV}$$

$$R(\text{Ilim}) = (150.36\text{mV} \cdot 10) / 5\mu\text{A} = 300.72\text{K}$$


$$L(\text{ripple current}) = \frac{(V_{in} - V_{out})}{(L \cdot \text{Freq})} \cdot \left(\frac{V_{out}}{V_{in}} \right)$$


$$= \frac{(9 - 3.3)}{(2.2 \mu\text{H} \cdot 0.5\text{M})} \cdot \left(\frac{3.3}{9} \right) = 1.9\text{A}$$

$$\text{IOCP} = 9.6 - (1.9/2) = 8.65\text{A}$$

$$V_{th} = 8.65\text{A} \cdot 14\text{m}\Omega = 122.83\text{mV}$$

$$R(\text{Ilim}) = (122.83\text{mV} \cdot 10) / 5\mu\text{A} = 245.6\text{K}$$






[PWM]

42

OCP: 18A
1.1V/13.5A



BOM change notice

Arrandale (1.05V) R1 = 4.02K (CS24023F928)
Clarksfield(1.1V) R1 = 4.75K (CS24753F919)

$V_{out} = V_{FB} * (1 + R1/R2)$
 $V_{FB} = 0.75V$

$$TON = 3.85p * RTON * V_{out} / (V_{in} - 0.5)$$

$$Frequency = V_{out} / (V_{in} * TON)$$

$$TON = 3.85p * 1M * 1 / (V_{in} - 0.5)$$


$$Frequency = 1 / (0.0036767) = 272K$$

AO1718 $R_{dson} = 3 \sim 4.3m\Omega$
L(ripple current)
 $= (19 - 1.1) * 1.1 (1u * 272k * 19)$
 $\sim 3.81A$
 $4.3m * 18 = RILIM * 20uA$
 $RILIM = 3.87K \text{ --- } 3.92K$




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	+VTT (UP6111A)	1A
Date:	Tuesday, January 19, 2010	Sheet 42 of 51




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	VCCP +1.05V (UP6111A)	1A
Date:	Tuesday, January 19, 2010	Sheet 43 of 51




UMA &SG => +VGFX_AXG Exist
Discrete =>+VGFX AXG del





OCP:25~26A
Rcomp is not populated
OCP Threshold 20uA
Ri=2.49K , Idroopmax=19.81uA
Changing Ri can get different OCP point
LoadLine=7mv/A
LoadLine=(Rdroop*Idroopmax)/Ioc
Rdroop=8.87K
Changing Rdroop can get different loadline


22A +VGFX_AXIG

2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.





[PWM]







OCP: 6.9~7A
 $R_{ocset} = I_{oc} \cdot DCR / I_{ocset}$
 $R_{ocset} = 4.02K$
 $I_{ocset} = 10uA$
 $DCR = 5.8m\Omega$
 $C_{sen} = L / (R_{ocset} \cdot DCR)$
 $C_{sen} = 0.09uF$
 for R-C time constant

IO_VID0	IO_VID1	+GPU_IO
0	0	1.101V
1	0	1.05V
0	1	1.0V
1	1	0.95V




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	+VGPU_IO (ISL62872)	1A
Date:	Tuesday, January 19, 2010	Sheet 47 of 51



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	Discharge(1.8V)	1A
Date:	Tuesday, January 19, 2010	Sheet 48 of 51



 PROJECT : ZYB & ZYBA Quanta Computer Inc.		
Size	Document Number	Rev
	Thermal protect	1A
Date:	Tuesday, January 19, 2010	Sheet 49 of 51

[illegible]

[illegible]