


# JV71-MV Block Diagram

Project code: 91.4FX01.001  
PCB P/N : 48.4FX01.0SA  
REVISION : 09242 -1



| SYSTEM DC/DC |                                                      |
|--------------|------------------------------------------------------|
| ISL62392     | 42                                                   |
| INPUTS       | OUTPUTS                                              |
| DCBATOUT     | 5V_S5(6A)<br>3D3V_S5(7A)<br>5V_AUX_S5<br>3D3V_AUX_S5 |
| SYSTEM DC/DC |                                                      |
| TPS51124     | 43                                                   |
| INPUTS       | OUTPUTS                                              |
| DCBATOUT     | 1D05V_S0(9A)<br>1D5V_S3(12A)                         |
| RT9026       |                                                      |
| 44           |                                                      |
| 1D5V_S3      | DDR_VREF_S3<br>(1.2A)                                |
| RT9018       |                                                      |
| 44           |                                                      |
| 1D5V_S3      | 1D1V_S0(2A)                                          |
| TPS51117     |                                                      |
| 45           |                                                      |
| DCBATOUT     | FBVDD(4A)                                            |
| CHARGER      |                                                      |
| ISL88731A    |                                                      |
| 47           |                                                      |
| INPUTS       | OUTPUTS                                              |
| DCBATOUT     | BT+                                                  |
| CPU DC/DC    |                                                      |
| ISL6266A     |                                                      |
| 41           |                                                      |
| INPUTS       | OUTPUTS                                              |
| DCBATOUT     | VCC_CORE<br>38A                                      |
| VGA_CORE     |                                                      |
| RT8202A      |                                                      |
| 47           |                                                      |
| INPUTS       | OUTPUTS                                              |
| DCBATOUT     | VGA_CORE<br>13A                                      |
| GFXCORE      |                                                      |
| ISL6263A     |                                                      |
| 46           |                                                      |
| INPUTS       | OUTPUTS                                              |
| DCBATOUT     | VCC_GFXCORE<br>(7A)                                  |

## PCB STACKUP

|        |       |    |
|--------|-------|----|
| TOP    | _____ | L1 |
| GND    | _____ | L2 |
| S      | _____ | L3 |
| S      | _____ | L4 |
| GND    | _____ | L5 |
| BOTTOM | _____ | L6 |

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

| Signal                | Usage/When Sampled                                                     | Comment                                                                                                                                                                                                          |
|-----------------------|------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| HDA_SDOUT             | XOR Chain Entrance/<br>PCIe Port Config1 bit1,<br>Rising Edge of PWROK | Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down             |
| HDA_SYNC              | PCIe config1 bit0,<br>Rising Edge of PWROK.                            | This signal has a weak internal pull-down.<br>Sets bit0 of RPC.PC(Config Registers:Offset 224h)                                                                                                                  |
| GNT2#/GPIO53          | PCIe config2 bit2,<br>Rising Edge of PWROK.                            | This signal has a weak internal pull-up.<br>Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)                                                                                                                  |
| GPIO20                | Reserved                                                               | This signal should not be pulled high.                                                                                                                                                                           |
| GNT1#/GPIO51          | ESI Strap (Server Only)<br>Rising Edge of PWROK                        | ESI compatible mode is for server platforms only.<br>This signal should not be pulled low for desttop and mobile.                                                                                                |
| GNT3#/GPIO55          | Top-Block Swap Override.<br>Rising Edge of PWROK.                      | Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space).<br>Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down. |
| GNT0#:SPI_CS1#/GPIO58 | Boot BIOS Destination Selection 0:1.<br>Rising Edge of PWROK.          | Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10).<br>GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.                                                                                   |
| SPI_MOSI              | Integrated TPM Enable,<br>Rising Edge of CLPWROK                       | Sample low: the Integrated TPM will be disabled.<br>Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.                                    |
| GPIO49                | DMI Termination Voltage,<br>Rising Edge of PWROK.                      | The signal is required to be low for desktop applications and required to be high for mobile applications.                                                                                                       |
| SATALED#              | PCI Express Lane Reversal. Rising Edge of PWROK.                       | Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)                                                                                                                          |
| SPKR                  | No Reboot.<br>Rising Edge of PWROK.                                    | If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.                                            |
| TP3                   | XOR Chain Entrance.<br>Rising Edge of PWROK.                           | This signal should not be pull low unless using XOR Chain testing.                                                                                                                                               |
| GPIO33/HDA_DOCK_EN#   | Flash Descriptor Security Override Strap<br>Rising Edge of PWROK       | Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.      |

ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5


| SIGNAL                     | Resistor Type/Value                                                                                                  |
|----------------------------|----------------------------------------------------------------------------------------------------------------------|
| CL_CLK[1:0]                | PULL-UP 20K                                                                                                          |
| CL_DATA[1:0]               | PULL-UP 20K                                                                                                          |
| CL_RST0#                   | PULL-UP 20K                                                                                                          |
| DPRSLPVR/GPIO16            | PULL-DOWN 20K                                                                                                        |
| ENERGY_DETECT              | PULL-UP 20K                                                                                                          |
| HDA_BIT_CLK                | PULL-DOWN 20K                                                                                                        |
| HDA_DOCK_EN#/GPIO33        | PULL-UP 20K                                                                                                          |
| HDA_RST#                   | PULL-DOWN 20K                                                                                                        |
| HDA_SDIN[3:0]              | PULL-DOWN 20K                                                                                                        |
| HDA_SDOUT                  | PULL-DOWN 20K                                                                                                        |
| HDA_SYNC                   | PULL-DOWN 20K                                                                                                        |
| GLAN_DOCK#                 | The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller |
| GNT[3:0]#/GPIO[55, 53, 51] | PULL-UP 20K                                                                                                          |
| GPIO[20]                   | PULL-DOWN 20K                                                                                                        |
| GPIO[49]                   | PULL-UP 20K                                                                                                          |
| LDA[3:0]#/FHW[3:0]#        | PULL-UP 20K                                                                                                          |
| LAN_RXD[2:0]               | PULL-UP 20K                                                                                                          |
| LDRQ[0]                    | PULL-UP 20K                                                                                                          |
| LDRQ[1]/GPIO23             | PULL-UP 20K                                                                                                          |
| PME#                       | PULL-UP 20K                                                                                                          |
| PWRBTN#                    | PULL-UP 20K                                                                                                          |
| SATALED#                   | PULL-UP 15K                                                                                                          |
| SPI_CS1#/GPIO58/CLGPIO6    | PULL-UP 20K                                                                                                          |
| SPI_MOSI                   | PULL-DOWN 20K                                                                                                        |
| SPI_MISO                   | PULL-UP 20K                                                                                                          |
| SPKR                       | PULL-DOWN 20K                                                                                                        |
| TACH_[3:0]                 | PULL-UP 20K                                                                                                          |
| TP[3]                      | PULL-UP 20K                                                                                                          |
| USB[11:0][P,N]             | PULL-DOWN 15K                                                                                                        |

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218

| Pin Name                                     | Strap Description                                         | Configuration                                                                                                                                                       |
|----------------------------------------------|-----------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CFG[2:0]                                     | FSB Frequency Select                                      | 000 = FSB1067<br>011 = FSB667<br>010 = FSB800<br>others = Reserved                                                                                                  |
| CFG[4:3]<br>CFG8<br>CFG[15:14]<br>CFG[18:17] | Reserved                                                  |                                                                                                                                                                     |
| CFG5                                         | DMI x2 Select                                             | 0 = DMI x2<br>1 = DMI x4 (Default)                                                                                                                                  |
| CFG6                                         | iTPM Host Interface                                       | 0= The iTPM Host Interface is enabled(Default)<br>1=The iTPM Host Interface is disabled(default)                                                                    |
| CFG7                                         | Intel Management engine Crypto strap                      | 0 = Transport Layer Security (TLS) cipher suite with no confidentiality<br>1 = TLS cipher suite with confidentiality (default)                                      |
| CFG9                                         | PCIe Graphics Lane                                        | 0 = Reverse Lanes,15->0,14->1 ect..<br>1= Normal operation(Default):Lane Numbered in order                                                                          |
| CFG10                                        | PCIe Loopback enable                                      | 0 = Enable (Note 3)<br>1= Disabled (default)                                                                                                                        |
| CFG[13:12]                                   | XOR/ALL                                                   | 00 = Reserve<br>10 = XOR mode Enabled<br>01 = ALLZ mode Enabled (Note 3)<br>11 = Disabled (default)                                                                 |
| CFG16                                        | FSB Dynamic ODT                                           | 0 = Dynamic ODT Disabled<br>1 = Dynamic ODT Enabled (Default)                                                                                                       |
| CFG19                                        | DMI Lane Reversal                                         | 0 = Normal operation(Default): Lane Numbered in Order<br>1 = Reverse Lanes<br>x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3)<br>DMI<br>x2 mode[MCH -> ICH]:(3->0,2->1) |
| CFG20                                        | Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe | 0 = Only Digital Display Port or PCIe is operational (Default).<br>1 = Digital display Port and PCIe are operating simultaneously via the PEG port                  |
| SDVO_CTRLDATA                                | SDVO Present                                              | 0 =No SDVO Card Present (Default)<br>1 = SDVO Card Present                                                                                                          |
| L_DDC_DATA                                   | Local Flat Panel (LFP) Present                            | 0 = LFP Disabled (Default)<br>1= LFP Card Present; PCIe disabled                                                                                                    |

NOTE:  
1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.  
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.  
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.



ICS9LPRS365YGLFT setting table

| PIN           | NAME | DESCRIPTION                                                                                                                                                                                                                   |
|---------------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PCI0/CR#_A    |      | Byte 5, bit 7<br>0 = PCI0 enabled (default)<br>1 = CR# A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair<br>Byte 5, bit 6<br>0 = CR# A controls SRC0 pair (default),<br>1 = CR#_A controls SRC2 pair |
| PCI1/CR#_B    |      | Byte 5, bit 5<br>0 = PCI1 enabled (default)<br>1 = CR# B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair<br>Byte 5, bit 4<br>0 = CR# B controls SRC1 pair (default)<br>1 = CR# B controls SRC4 pair  |
| PCI2/TME      |      | 0 = Overclocking of CPU and SRC Allowed<br>1 = Overclocking of CPU and SRC NOT allowed                                                                                                                                        |
| PCI3          |      |                                                                                                                                                                                                                               |
| PCI4/27M_SEL  |      | 0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96#<br>1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0#                                                                               |
| PCI_F5/ITP_EN |      | 0 = SRC8/SRC8#<br>1 = ITP/ITP#                                                                                                                                                                                                |
| SRCT3/CR#_C   |      | Byte 5, bit 3<br>0 = SRC3 enabled (default)<br>1 = CR# C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair<br>Byte 5, bit 2<br>0 = CR# C controls SRC0 pair (default),<br>1 = CR#_C controls SRC2 pair |

| PIN          | NAME | DESCRIPTION                                                                                                                                                                                                                  |
|--------------|------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SRCC3/CR#_D  |      | Byte 5, Bit 1<br>0 = SRC3 enabled (default)<br>1 = CR# D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair<br>Byte 5, bit 0<br>0 = CR#_D controls SRC1 pair (default)<br>1 = CR#_D controls SRC4 pair |
| SRCC7/CR#_E  |      | Byte 6, bit 7<br>0 = SRC7 enabled (default)<br>1 = CR# F controls SRC6                                                                                                                                                       |
| SRCT7/CR#_F  |      | Byte 6, bit 6<br>0 = SRC7 enabled (default)<br>1 = CR# F controls SRC8                                                                                                                                                       |
| SRCC11/CR#_G |      | Byte 6, bit 5<br>0 = SRC11# enabled (default)<br>1 = CR#_G controls SRC9                                                                                                                                                     |
| SRCT11/CR#_H |      | Byte 6, bit 4<br>0 = SRC11 enabled (default)<br>1 = CR# H controls SRC10                                                                                                                                                     |

| SEL2 | SEL1 | SEL0 | CPU  | FSB   |
|------|------|------|------|-------|
| FSC  | FSB  | FSA  |      |       |
| 1    | 0    | 1    | 100M | X     |
| 0    | 0    | 1    | 133M | 533M  |
| 0    | 1    | 1    | 166M | 667M  |
| 0    | 1    | 0    | 200M | 800M  |
| 0    | 0    | 0    | 266M | 1067M |

UMA


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipen Hsien 221, Taiwan, R.O.C.


Title  
Clock Generator

Size Document Number  
JV71

Date: Thursday, July 02, 2009 Sheet 3 of 60


Rev -2





H\_SWING routing Trace width and Spacing use 10 / 20 mil


H\_SWING Resistors and Capacitors close MCH 500 mil ( MAX )





H\_RCOMP routing Trace width and Spacing use 10 / 20 mil



Place them near to the chip ( < 0.5")




EMI capacitor



CANTIGA-GM-GP-U-NF  
71.CNTIG.00U


HOST




UMA


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

|                               |                 |                  |    |
|-------------------------------|-----------------|------------------|----|
| Title                         |                 | Cantiga (1 of 6) |    |
| Size                          | Document Number | Rev              | -2 |
| Date: Thursday, July 02, 2009 | Sheet 6 of 60   | JV71             |    |








CANTIGA-GM-GP-U-NF  
71.CNTIG.00U



CANTIGA-GM-GP-U-NF  
71.CNTIG.00U







緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cantiga (6 of 6)

Size

Document Number

Rev

-2

Date


Thursday, July 02, 2009

Sheet


11


of


60













The diagram illustrates the pin configuration and component layout of the SKT-SODIMM20020UGP module. It features a central vertical label "NORMAL TYPE" and a detailed pin list on the right side. The pin list includes signals such as M\_B\_A0, M\_B\_A1, M\_B\_A2, M\_B\_A3, M\_B\_A4, M\_B\_A5, M\_B\_A6, M\_B\_A7, M\_B\_A8, M\_B\_A9, M\_B\_A10, M\_B\_A11, M\_B\_A12, M\_B\_A13, M\_B\_A14, M\_B\_A15, M\_B\_A16, M\_B\_A17, M\_B\_A18, M\_B\_A19, M\_B\_A20, M\_B\_A21, M\_B\_A22, M\_B\_A23, M\_B\_A24, M\_B\_A25, M\_B\_A26, M\_B\_A27, M\_B\_A28, M\_B\_A29, M\_B\_A30, M\_B\_A31, M\_B\_A32, M\_B\_A33, M\_B\_A34, M\_B\_A35, M\_B\_A36, M\_B\_A37, M\_B\_A38, M\_B\_A39, M\_B\_A40, M\_B\_A41, M\_B\_A42, M\_B\_A43, M\_B\_A44, M\_B\_A45, M\_B\_A46, M\_B\_A47, M\_B\_A48, M\_B\_A49, M\_B\_A50, M\_B\_A51, M\_B\_A52, M\_B\_A53, M\_B\_A54, M\_B\_A55, M\_B\_A56, M\_B\_A57, M\_B\_A58, M\_B\_A59, M\_B\_A60, M\_B\_A61, M\_B\_A62, M\_B\_A63, M\_B\_A64, M\_B\_A65, M\_B\_A66, M\_B\_A67, M\_B\_A68, M\_B\_A69, M\_B\_A70, M\_B\_A71, M\_B\_A72, M\_B\_A73, M\_B\_A74, M\_B\_A75, M\_B\_A76, M\_B\_A77, M\_B\_A78, M\_B\_A79, M\_B\_A80, M\_B\_A81, M\_B\_A82, M\_B\_A83, M\_B\_A84, M\_B\_A85, M\_B\_A86, M\_B\_A87, M\_B\_A88, M\_B\_A89, M\_B\_A90, M\_B\_A91, M\_B\_A92, M\_B\_A93, M\_B\_A94, M\_B\_A95, M\_B\_A96, M\_B\_A97, M\_B\_A98, M\_B\_A99, M\_B\_A100, M\_B\_A101, M\_B\_A102, M\_B\_A103, M\_B\_A104, M\_B\_A105, M\_B\_A106, M\_B\_A107, M\_B\_A108, M\_B\_A109, M\_B\_A110, M\_B\_A111, M\_B\_A112, M\_B\_A113, M\_B\_A114, M\_B\_A115, M\_B\_A116, M\_B\_A117, M\_B\_A118, M\_B\_A119, M\_B\_A120, M\_B\_A121, M\_B\_A122, M\_B\_A123, M\_B\_A124, M\_B\_A125, M\_B\_A126, M\_B\_A127, M\_B\_A128, M\_B\_A129, M\_B\_A130, M\_B\_A131, M\_B\_A132, M\_B\_A133, M\_B\_A134, M\_B\_A135, M\_B\_A136, M\_B\_A137, M\_B\_A138, M\_B\_A139, M\_B\_A140, M\_B\_A141, M\_B\_A142, M\_B\_A143, M\_B\_A144, M\_B\_A145, M\_B\_A146, M\_B\_A147, M\_B\_A148, M\_B\_A149, M\_B\_A150, M\_B\_A151, M\_B\_A152, M\_B\_A153, M\_B\_A154, M\_B\_A155, M\_B\_A156, M\_B\_A157, M\_B\_A158, M\_B\_A159, M\_B\_A160, M\_B\_A161, M\_B\_A162, M\_B\_A163, M\_B\_A164, M\_B\_A165, M\_B\_A166, M\_B\_A167, M\_B\_A168, M\_B\_A169, M\_B\_A170, M\_B\_A171, M\_B\_A172, M\_B\_A173, M\_B\_A174, M\_B\_A175, M\_B\_A176, M\_B\_A177, M\_B\_A178, M\_B\_A179, M\_B\_A180, M\_B\_A181, M\_B\_A182, M\_B\_A183, M\_B\_A184, M\_B\_A185, M\_B\_A186, M\_B\_A187, M\_B\_A188, M\_B\_A189, M\_B\_A190, M\_B\_A191, M\_B\_A192, M\_B\_A193, M\_B\_A194, M\_B\_A195, M\_B\_A196, M\_B\_A197, M\_B\_A198, M\_B\_A199, M\_B\_A200, M\_B\_A201, M\_B\_A202, M\_B\_A203, M\_B\_A204, M\_B\_A205, M\_B\_A206, M\_B\_A207, M\_B\_A208, M\_B\_A209, M\_B\_A210, M\_B\_A211, M\_B\_A212, M\_B\_A213, M\_B\_A214, M\_B\_A215, M\_B\_A216, M\_B\_A217, M\_B\_A218, M\_B\_A219, M\_B\_A220, M\_B\_A221, M\_B\_A222, M\_B\_A223, M\_B\_A224, M\_B\_A225, M\_B\_A226, M\_B\_A227, M\_B\_A228, M\_B\_A229, M\_B\_A230, M\_B\_A231, M\_B\_A232, M\_B\_A233, M\_B\_A234, M\_B\_A235, M\_B\_A236, M\_B\_A237, M\_B\_A238, M\_B\_A239, M\_B\_A240, M\_B\_A241, M\_B\_A242, M\_B\_A243, M\_B\_A244, M\_B\_A245, M\_B\_A246, M\_B\_A247, M\_B\_A248, M\_B\_A249, M\_B\_A250, M\_B\_A251, M\_B\_A252, M\_B\_A253, M\_B\_A254, M\_B\_A255, M\_B\_A256, M\_B\_A257, M\_B\_A258, M\_B\_A259, M\_B\_A260, M\_B\_A261, M\_B\_A262, M\_B\_A263, M\_B\_A264, M\_B\_A265, M\_B\_A266, M\_B\_A267, M\_B\_A268, M\_B\_A269, M\_B\_A270, M\_B\_A271, M\_B\_A272, M\_B\_A273, M\_B\_A274, M\_B\_A275, M\_B\_A276, M\_B\_A277, M\_B\_A278, M\_B\_A279, M\_B\_A280, M\_B\_A281, M\_B\_A282, M\_B\_A283, M\_B\_A284, M\_B\_A285, M\_B\_A286, M\_B\_A287, M\_B\_A288, M\_B\_A289, M\_B\_A290, M\_B\_A291, M\_B\_A292, M\_B\_A293, M\_B\_A294, M\_B\_A295, M\_B\_A296, M\_B\_A297, M\_B\_A298, M\_B\_A299, M\_B\_A300, M\_B\_A301, M\_B\_A302, M\_B\_A303, M\_B\_A304, M\_B\_A305, M\_B\_A306, M\_B\_A307, M\_B\_A308, M\_B\_A309, M\_B\_A310, M\_B\_A311, M\_B\_A312, M\_B\_A313, M\_B\_A314, M\_B\_A315, M\_B\_A316, M\_B\_A317, M\_B\_A318, M\_B\_A319, M\_B\_A320, M\_B\_A321, M\_B\_A322, M\_B\_A323, M\_B\_A324, M\_B\_A325, M\_B\_A326, M\_B\_A327, M\_B\_A328, M\_B\_A329, M\_B\_A330, M\_B\_A331, M\_B\_A332, M\_B\_A333, M\_B\_A334, M\_B\_A335, M\_B\_A336, M\_B\_A337, M\_B\_A338, M\_B\_A339, M\_B\_A340, M\_B\_A341, M\_B\_A342, M\_B\_A343, M\_B\_A344, M\_B\_A345, M\_B\_A346, M\_B\_A347, M\_B\_A348, M\_B\_A349, M\_B\_A350, M\_B\_A351, M\_B\_A352, M\_B\_A353, M\_B\_A354, M\_B\_A355, M\_B\_A356, M\_B\_A357, M\_B\_A358, M\_B\_A359, M\_B\_A360, M\_B\_A361, M\_B\_A362, M\_B\_A363, M\_B\_A364, M\_B\_A365, M\_B\_A366, M\_B\_A367, M\_B\_A368, M\_B\_A369, M\_B\_A370, M\_B\_A371, M\_B\_A372, M\_B\_A373, M\_B\_A374, M\_B\_A375, M\_B\_A376, M\_B\_A377, M\_B\_A378, M\_B\_A379, M\_B\_A380, M\_B\_A381, M\_B\_A382, M\_B\_A383, M\_B\_A384, M\_B\_A385, M\_B\_A386, M\_B\_A387, M\_B\_A388, M\_B\_A389, M\_B\_A390, M\_B\_A391, M\_B\_A392, M\_B\_A393, M\_B\_A394, M\_B\_A395, M\_B\_A396, M\_B\_A397, M\_B\_A398, M\_B\_A399, M\_B\_A400, M\_B\_A401, M\_B\_A402, M\_B\_A403, M\_B\_A404, M\_B\_A405, M\_B\_A406, M\_B\_A407, M\_B\_A408, M\_B\_A409, M\_B\_A410, M\_B\_A411, M\_B\_A412, M\_B\_A413, M\_B\_A414, M\_B\_A415, M\_B\_A416, M\_B\_A417, M\_B\_A418, M\_B\_A419, M\_B\_A420, M\_B\_A421, M\_B\_A422, M\_B\_A423, M\_B\_A424, M\_B\_A425, M\_B\_A426, M\_B\_A427, M\_B\_A428, M\_B\_A429, M\_B\_A430, M\_B\_A431, M\_B\_A432, M\_B\_A433, M\_B\_A434, M\_B\_A435, M\_B\_A436, M\_B\_A437, M\_B\_A438, M\_B\_A439, M\_B\_A440, M\_B\_A441, M\_B\_A442, M\_B\_A443, M\_B\_A444, M\_B\_A445, M\_B\_A446, M\_B\_A447, M\_B\_A448, M\_B\_A449, M\_B\_A450, M\_B\_A451, M\_B\_A452, M\_B\_A453, M\_B\_A454, M\_B\_A455, M\_B\_A456, M\_B\_A457, M\_B\_A458, M\_B\_A459, M\_B\_A460, M\_B\_A461, M\_B\_A462, M\_B\_A463, M\_B\_A464, M\_B\_A465, M\_B\_A466, M\_B\_A467, M\_B\_A468, M\_B\_A469, M\_B\_A470, M\_B\_A471, M\_B\_A472, M\_B\_A473, M\_B\_A474, M\_B\_A475, M\_B\_A476, M\_B\_A477, M\_B\_A478, M\_B\_A479, M\_B\_A480, M\_B\_A481, M\_B\_A482, M\_B\_A483, M\_B\_A484, M\_B\_A485, M\_B\_A486, M\_B\_A487, M\_B\_A488, M\_B\_A489, M\_B\_A490, M\_B\_A491, M\_B\_A492, M\_B\_A493, M\_B\_A494, M\_B\_A495, M\_B\_A496, M\_B\_A497, M\_B\_A498, M\_B\_A499, M\_B\_A500, M\_B\_A501, M\_B\_A502, M\_B\_A503, M\_B\_A504, M\_B\_A505, M\_B\_A506, M\_B\_A507, M\_B\_A508, M\_B\_A509, M\_B\_A510, M\_B\_A511, M\_B\_A512, M\_B\_A513, M\_B\_A514, M\_B\_A515, M\_B\_A516, M\_B\_A517, M\_B\_A518, M\_B\_A519, M\_B\_A520, M\_B\_A521, M\_B\_A522, M\_B\_A523, M\_B\_A524, M\_B\_A525, M\_B\_A526, M\_B\_A527, M\_B\_A528, M\_B\_A529, M\_B\_A530, M\_B\_A531, M\_B\_A532, M\_B\_A533, M\_B\_A534, M\_B\_A535, M\_B\_A536, M\_B\_A537, M\_B\_A538, M\_B\_A539, M\_B\_A540, M\_B\_A541, M\_B\_A542, M\_B\_A543, M\_B\_A544, M\_B\_A545, M\_B\_A546, M\_B\_A547, M\_B\_A548, M\_B\_A549, M\_B\_A550, M\_B\_A551, M\_B\_A552, M\_B\_A553, M\_B\_A554, M\_B\_A555, M\_B\_A556, M\_B\_A557, M\_B\_A558, M\_B\_A559, M\_B\_A560, M\_B\_A561, M\_B\_A562, M\_B\_A563, M\_B\_A564, M\_B\_A565, M\_B\_A566, M\_B\_A567, M\_B\_A568, M\_B\_A569, M\_B\_A570, M\_B\_A571, M\_B\_A572, M\_B\_A573, M\_B\_A574, M\_B\_A575, M\_B\_A576, M\_B\_A577, M\_B\_A578, M\_B\_A579, M\_B\_A580, M\_B\_A581, M\_B\_A582, M\_B\_A583,




**Layout Note : Near Pin 1**






*Put decap near power(0.9V) and pull-up resistor*





*Put decap near power(0.9V)  
and pull-up resistor*





## LCD/INVERTER/CCD CONN





Layout Note:  
Place these resistors  
close to the CRT-out  
connector



## CRT I/F & CONNECTOR




## Hsync & Vsync level shift





# SATA Connector




UMA

|             |  |                                                                                                             |
|-------------|--|-------------------------------------------------------------------------------------------------------------|
| <b>緯創資通</b> |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |
|-------------|--|-------------------------------------------------------------------------------------------------------------|

|       |                         |       |                 |       |
|-------|-------------------------|-------|-----------------|-------|
| Title |                         |       | <b>HDD CONN</b> |       |
| Size  | Document Number         |       | Rev             |       |
|       | <b>JV71</b>             |       | <b>-2</b>       |       |
| Date: | Thursday, July 02, 2009 | Sheet | 22              | of 60 |

## ODD Connector



<http://hobi-elektronika.net>

UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title |
|-------|
|-------|

***ODD***

| Size | Document Number |
|------|-----------------|
|------|-----------------|


**JV71**

Rev  
-2

Date: Thursday, July 02, 2009

Sheet 23 of 60

# BLUETOOTH MODULE



EC20 put near  
BLUE1 / all  
USB put one  
choke near  
connector by  
EMI request

<http://hobi-elektronika.net>

UMA

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**BLUETOOTH**

Size

Document Number



**JV71**

Rev



-2

Date: Thursday, July 02, 2009

Sheet 24 of 60



SA 4.14



<http://hobi-elektronika.net>



- 1

## C



C

## D



**B1(+)** **B2(-)**:YELLOW

Green(A3), behavior is the same for 10/100/1000 bits

Yellow(B2), when LAN is transferring data.



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title | Author | Year | Journal | Volume | Page |
|-------|--------|------|---------|--------|------|
| ...   | ...    | ...  | ...     | ...    | ...  |

**LAN CONN**

Size

|                 |
|-----------------|
| Document Number |
|-----------------|


IV71


Date: Thursday, July 02, 2009

Sheet 27 of 60


Rev

3







### Signal inverter for speaker shutdown




### GAIN SETTING




| GAIN1 | GAIN2 | GAIN   |
|-------|-------|--------|
| 0     | 0     | 6dB    |
| 0     | 1     | 10dB   |
| 1     | 0     | 15.6dB |
| 1     | 1     | 21.6dB |




## LINE IN





## LINE OUT



## MIC IN



## Internal Speaker




UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                               |                 |      |            |
|-------------------------------|-----------------|------|------------|
| Title                         |                 |      | AUDIO jack |
| Size                          | Document Number | JV71 |            |
| Date: Thursday, July 02, 2009 | Sheet           | 30   | of 60      |

# MDC 1.5 CONN

SB 0601



UMA

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**MDC**

Size

Document Number

**JV71**

Rev


-2

Date: Thursday, July 02, 2009

Sheet 31

of


60




Sheet 32 of 60

# Mini Card Connector(WLAN)

## Support debug-card



Place near MINI1




# Mini Card Connector











## TOUCH PAD




## SB 0518 Finger printer





[illegible]

# Run Power





<http://hobi-elektronika.net>











UMA

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title

**0D75V**

Size

Document Number

**JV71**


Rev

**-2**

Date: Thursday, July 02, 2009

Sheet 44 of 60

<http://hobi-elektronika.net>




$$V_{out} = 0.75V * (R1 + R2) / R2$$






## Adaptor in to generate DCBATOUT



## BATTERY CONNECTOR



<http://hobi-elektronika.net>

UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size

Document Number

JV71





Rev

-2

Date: Thursday, July 02, 2009

























Sheet 48 of 60






2ND = 79.10112.3JL

79.10712.L02






Check test point









Test Point放在Dimm Door打開可量測處

















SA SB SC -1

UMA

|                                                                                       |                                    |                                |                     |
|---------------------------------------------------------------------------------------|------------------------------------|--------------------------------|---------------------|
| <div>緯創資通</div>                                                                       |                                    | <div>Wistron Corporation</div> |                     |
| <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> |                                    |                                |                     |
| <div>Title</div>                                                                      |                                    |                                |                     |
| <div>HISTORY</div>                                                                    |                                    |                                |                     |
| <div>Size</div>                                                                       | <div>Document Number</div>         | <div>Rev</div>                 | <div>-2</div>       |
| <div>Date</div>                                                                       | <div>Thursday, July 02, 2009</div> | <div>Sheet</div>               | <div>60 of 60</div> |