


Block Diagram



Project code: 91.4HP01.001
PCB P/N : 48.4HP01.0SB
REVISION : 09929-SB

JE70-DN

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
BLOCK DIAGRAM	
Size A3	Document Number JE70-DN
Date: Monday, December 07, 2009	Sheet 1 of 63
Rev SB	

SYSTEM DC/DC RT8223 45	
INPUTS	OUTPUTS
DCBATOUT	5V_S5(5A) 3D3V_S5(5A)
SYSTEM DC/DC RT8209E 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3
SYSTEM DC/DC RT8015A 47	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S0
RT9025 48	
5V_S5	1D05V_S0
RT9161 48	
3D3V_S0	2D5V_S0 (200mA)
RT9025 48	
3D3V_S0	1V_VGA (1.2A)
RT9025, RT8209E 47	
3D3V_S5	1D1V_S5
5V_S5	1D1V_S0
CHARGER BQ24745 49	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A UP+5V 5V 100mA
CPU DC/DC ISL6265HR 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0_0 0~1.55V 18A VCC_CORE_S0_1 0~1.55V 18A VDDNB 0~1.55V 18A

page9

STRAP_DEBUG_BUS_GPIO_ENABLED Enables the Test Debug Bus using GPIO.(PIN: RS780M--> VSYNC#) *1 :Disable 0 : Enable	
RS780: Enables Side port memory (RS880 use HSYNC#) *1 :Disable 0 : Enable	
dware Default Values SUS_STAT# Selects Loading of STRAPS From EEPROM *1 : Bypass the loading of EEPROM straps and use Har 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected	

page15

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Note: SB820 has 15K internal PU FOR PCI_AD[27:23]

page15

	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	AZ_SDOUT	GPIO200	GPIO199
PULL HIGH	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	LOW POWER MODE	H,H = Reserved H,L = SPI ROM	
PULL LOW	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	PERFORMANCE MODE DEFAULT	L,H = LPC ROM (Default) L,L = FWH ROM	

NOTE: SB820 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

PCB STACKUP

TOP _____

VCC _____

S _____

S _____

GND _____

BOTTOM _____

Daughter Board
Power Board(09744-SB)

Daughter Board
Power Board(09741-SB)

Daughter Board
Power Board(09742-SB)

Signal	Comment
TEST# pin110	Test Mode Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to determine the device operation mode as follows: No pull-down resistor: Normal operation mode (XORTR and TRIST strap pins are ignored). 10 K Ω external pull-down resistor:Test mode (ICT or XOR-Tree Test mode, according to XORTR and TRIST strap pins).
XORTR# pin111	XOR-Tree Mode Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to select the XOR-Tree Test mode, if TEST is strapped low: No pull-down resistor: Not allowed if TEST pin is strapped low. 10 K Ω external pull-down resistor:XOR-Tree Test mode .Note: TRIST strap pin must be left unconnected.
TRIST# pin112	ICT Mode Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to select the ICT Test mode, if TEST is strapped low: No pull-down resistor: Not allowed if TEST pin is strapped low. 10 K Ω external pull-down resistor:ICT Test mode (see Section 3.4.1 on page 53), forces the device to float its output and I/O pins.Note: XORTR strap pin must be left unconnected.
JEN0#, JENK# pin49,53	JTAG Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to select the JTAG signals to device pins (see Table 4 on page 35 for details). Both JEN0 and JENK, are pulled to 1 by an internal resistor The external 10 K Ω pull-down resistor must be connected to GND.
SHBM pin83	Shared Host BIOS Memory. Sampled at VCC Power-Up reset or VCC_POR Input reset, to determine the state of the shared BIOS memory. No pull-down resistor:Disable the shared BIOS memory. 10 K Ω external pull-down resistor:Enable the shared BIOS memory
SDP_VIS# pin41	Port80 (SDP) Visibility Mode Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to select the Visibility mode for the Port80 (SDP). No pull-down resistor: SDP in Normal mode 10 K Ω external pull-down resistor:SDP in Visibility mode.
XOR_OUT pin35	XOR-Tree Output. The device pins are internally connected in a XOR-tree structure

page12

USB	
Pair	Device
12	MINI2 CARD
11	NC
10	NC
9	CCD
8	NC
7	Bluetooth
6	USB3
5	USB2
4	CardReader
3	NC
2	USB4
1	MINI1 CARD
0	USB1


OCP3#


OCP2#



OCP0#

JE70-DN


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	Reference
Size A3	Document Number JE70-DN
Date: Thursday, November 19, 2009	Rev SB
Sheet 2	of 63








CLOSE TO CPU



ACPU1C

MEM-DATA



SKT-CPU638P-2-GP-U





62.10055.181

SKT-CPU638P-2-GP-U







JE70-DN


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
CPU DDR (2/4)				
Size	Document Number			Rev
A3	JE70-DN			S
Date:	Wednesday, December 30, 2009		Sheet 5 of	63




IF 0 ohm IS NOT GOOD ENOUGH, TRY 68.00082.491







36A for VDD0&VDD1



Bottom Side Decoupling



VCC_CORE by HT bus power moat use



JE70-DN


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU_Power_(4/4)
Size	Document Number	Rev	
A3	JE70-DN	SB	
Date:	Thursday, December 24, 2009	Sheet	7 of 63





Placement: close RS880

Placement: close RS880



RS880M Display Port Support(muxed on GFX)

DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1





1105 delete TP16, TP17


JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			ATi-RS880M_HT LINK&PCIE(1/3)		
Size	Document Number		Rev		SB
A3					
Date:	Wednesday, December 30, 2009		Sheet	8	of 63







The schematic diagram illustrates the SB820M-1-GP PCB layout, organized into several functional blocks:


- ASBIC (Part 3 of 5):** Contains the core logic and various control signals. Key components include VDDIO_33_PCFG, VDDIO_18_FC, and VDDIO_18_CLK. It also shows connections for VDDIO_33_PCFG, VDDIO_18_FC, and VDDIO_18_CLK.
- CORE 50:** The central processing unit, featuring VDDIO_33_PCFG, VDDIO_18_FC, and VDDIO_18_CLK. It also shows connections for VDDIO_33_PCFG, VDDIO_18_FC, and VDDIO_18_CLK.
- POWER:** Manages power distribution across the board. It includes sections for 131mA, 71mA, 43mA, 600mA, 93mA, 567mA, 658mA, and 113mA. Key components include VDDIO_33_PCFG, VDDIO_18_FC, and VDDIO_18_CLK.
- PCI EXPRESS:** Provides PCI Express connectivity. It includes sections for 131mA, 71mA, 43mA, 600mA, 93mA, 567mA, 658mA, and 113mA. Key components include VDDIO_33_PCFG, VDDIO_18_FC, and VDDIO_18_CLK.
- USB I/O:** Manages USB connectivity. It includes sections for 131mA, 71mA, 43mA, 600mA, 93mA, 567mA, 658mA, and 113mA. Key components include VDDIO_33_PCFG, VDDIO_18_FC, and VDDIO_18_CLK.
- GBE PHY not used:** A section for Gigabit Ethernet PHY, which is noted as not being used in this configuration.
- SB820M-1-GP:** The main system-on-chip, featuring VDDIO_33_PCFG, VDDIO_18_FC, and VDDIO_18_CLK. It also shows connections for VDDIO_33_PCFG, VDDIO_18_FC, and VDDIO_18_CLK.
- ASBIC (Part 5 of 5):** The final section of the ASBIC block, containing VDDIO_33_PCFG, VDDIO_18_FC, and VDDIO_18_CLK. It also shows connections for VDDIO_33_PCFG, VDDIO_18_FC, and VDDIO_18_CLK.

The diagram also includes various power planes (e.g., 30V_VDDPL_S0, 30V_VDDPL_S5) and ground planes (e.g., GND, GND1, GND2). It shows the placement of capacitors (e.g., C379, C380, C390, C376, C369, C333, C699) and inductors (e.g., L29, L35, L45, L34, L33, L32, L31, L30, L29, L28, L27, L26, L25, L24, L23, L22, L21, L20, L19, L18, L17, L16, L15, L14, L13, L12, L11, L10, L9, L8, L7, L6, L5, L4, L3, L2, L1, L0). The diagram also shows the placement of resistors (e.g., R183, R184, R185, R186, R187, R188, R189, R190, R191, R192, R193, R194, R195, R196, R197, R198, R199, R200, R201, R202, R203, R204, R205, R206, R207, R208, R209, R210, R211, R212, R213, R214, R215, R216, R217, R218, R219, R220, R221, R222, R223, R224, R225, R226, R227, R228, R229, R230, R231, R232, R233, R234, R235, R236, R237, R238, R239, R240, R241, R242, R243, R244, R245, R246, R247, R248, R249, R250, R251, R252, R253, R254, R255, R256, R257, R258, R259, R260, R261, R262, R263, R264, R265, R266, R267, R268, R269, R270, R271, R272, R273, R274, R275, R276, R277, R278, R279, R280, R281, R282, R283, R284, R285, R286, R287, R288, R289, R290, R291, R292, R293, R294, R295, R296, R297, R298, R299, R300, R301, R302, R303, R304, R305, R306, R307, R308, R309, R310, R311, R312, R313, R314, R315, R316, R317, R318, R319, R320, R321, R322, R323, R324, R325, R326, R327, R328, R329, R330, R331, R332, R333, R334, R335, R336, R337, R338, R339, R340, R341, R342, R343, R344, R345, R346, R347, R348, R349, R350, R351, R352, R353, R354, R355, R356, R357, R358, R359, R360, R361, R362, R363, R364, R365, R366, R367, R368, R369, R370, R371, R372, R373, R374, R375, R376, R377, R378, R379, R380, R381, R382, R383, R384, R385, R386, R387, R388, R389, R390, R391, R392, R393, R394, R395, R396, R397, R398, R399, R400, R401, R402, R403, R404, R405, R406, R407, R408, R409, R410, R411, R412, R413, R414, R415, R416, R417, R418, R419, R420, R421, R422, R423, R424, R425, R426, R427, R428, R429, R430, R431, R432, R433, R434, R435, R436, R437, R438, R439, R440, R441, R442, R443, R444, R445, R446, R447, R448, R449, R450, R451, R452, R453, R454, R455, R456, R457, R458, R459, R460, R461, R462, R463, R464, R465, R466, R467, R468, R469, R470, R471, R472, R473, R474, R475, R476, R477, R478, R479, R480, R481, R482, R483, R484, R485, R486, R487, R488, R489, R490, R491, R492, R493, R494, R495, R496, R497, R498, R499, R500, R501, R502, R503, R504, R505, R506, R507, R508, R509, R510, R511, R512, R513, R514, R515, R516, R517, R518, R519, R520, R521, R522, R523, R524, R525, R526, R527, R528, R529, R530, R531, R532, R533, R534, R535, R536, R537, R538, R539, R540, R541, R542, R543, R544, R545, R546, R547, R548, R549, R550, R551, R552, R553, R554, R555, R556, R557, R558, R559, R560, R561, R562, R563, R564, R565, R566, R567, R568, R569, R570, R571, R572, R573, R574, R575, R576, R577, R578, R579, R580, R581, R582, R583, R584, R585, R586, R587, R588, R589, R590, R591, R592, R593, R594, R595, R596, R597, R598, R599, R600, R601, R602, R603, R604, R605, R606, R607, R608, R609, R610, R611, R612, R613, R614, R615, R616, R617, R618, R619, R620, R621, R622, R623, R624, R625, R626, R627, R628, R629, R630, R631, R632, R633, R634, R635, R636, R637, R638, R639, R640, R641, R642, R643, R644, R645, R646, R647, R648, R649, R650, R651, R652, R653, R654, R655, R656, R657, R658, R659, R660, R661, R662, R663, R664, R665, R666, R667, R668, R669, R670, R671, R672, R673, R674, R675, R676, R677, R678, R679, R680, R681, R682, R683, R684, R685, R686, R687, R688, R689, R690, R691, R692, R693, R694, R695, R696, R697, R698, R699, R700, R701, R702, R703, R704, R705, R706, R707, R708, R709, R710, R711, R712, R713, R714, R715, R716, R717, R718, R719, R720, R721, R722, R723, R724, R725, R726, R727, R728, R729, R730, R731, R732, R733, R734, R735, R736, R737, R738, R739, R740, R741, R742, R743, R744, R745, R746, R747, R748, R749, R750, R751, R752, R753, R754, R755, R756, R757, R758, R759, R760, R761, R762, R763, R764, R765, R766, R767, R768, R769, R770, R771, R772, R773, R774, R775, R776, R777, R778, R779, R780, R781, R782, R783, R784, R785, R786, R787, R788, R789, R790, R791, R792, R793, R794, R795, R796, R797, R798, R799, R800, R801, R802, R803, R8

[illegible]

REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



1118 modify R412, R411

	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	AZ_SDOUT	GPIO200	GPIO199
PULL HIGH	ALLOW PCIe Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED	LOW POWER MODE	H,H = Reserved H,L = SPI ROM	
PULL LOW	FORCE PCIe Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	PERFORMANCE MODE DEFAULT	L,H = LPC ROM (Default) L,L = FWH ROM	

NOTE: SB820 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK


DEBUG STRAPS


Do Not Stuff	TP89	PCI_AD23	11
Do Not Stuff	TP87	PCI_AD24	11
Do Not Stuff	TP85	PCI_AD25	11
Do Not Stuff	TP93	PCI_AD26	11
Do Not Stuff	TP98	PCI_AD27	11
Do Not Stuff	TP156	PCI_AD28	11
Do Not Stuff	TP159	PCI_AD29	11
Do Not Stuff	TP154	PCI_AD30	11

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCI STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCI STRAPS	ENABLE PCI MEM BOOT

Note: SB820 has 15K internal PU FOR PCI_AD[27:23]

JE70-DN





The diagram illustrates the connections for the TX and RX channels of a 1000BASE-T PHY. It is organized into four main sections, each representing a channel pair (TX0/TX1 and RX0/RX1). Each section includes a table of connections and a warning not to solder.

TX0/TX1 Channel:

Pin	Signal	Pin	Signal
1	GPU_TXA0LX+	8	LCD_TXA0LX+
2	GPU_TXA0LX-	7	LCD_TXA0LX-
3	GPU_TXA0TX+	6	LCD_TXA0TX+
4	GPU_TXA0TX-	5	LCD_TXA0TX-

Do Not Solder
DIP

TX1/TX0 Channel:

Pin	Signal	Pin	Signal
1	GPU_TXA0TX+	8	LCD_TXA0TX+
2	GPU_TXA0TX-	7	LCD_TXA0TX-
3	GPU_TXA0LX+	6	LCD_TXA0LX+
4	GPU_TXA0LX-	5	LCD_TXA0LX-

Do Not Solder
DIP

RX0/RX1 Channel:


Pin	Signal	Pin	Signal
1	GPU_TXB0LX+	8	LCD_TXB0LX+
2	GPU_TXB0LX-	7	LCD_TXB0LX-
3	GPU_TXB0TX+	6	LCD_TXB0TX+
4	GPU_TXB0TX-	5	LCD_TXB0TX-

Do Not Solder
DIP


RX1/RX0 Channel:

Pin	Signal	Pin	Signal
1	GPU_TXB0TX+	8	LCD_TXB0TX+
2	GPU_TXB0TX-	7	LCD_TXB0TX-
3	GPU_TXB0LX+	6	LCD_TXB0LX+
4	GPU_TXB0LX-	5	LCD_TXB0LX-

Do Not Solder
DIP





LCD CONN



Inverter Pin	
Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND

CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND




JE70-DN

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LCD CONN			
Size	Document Number		Rev
Custom	JE70-DN		SB
Date:	Wednesday, December 30, 2009	Sheet 19 of	63

Layout Note:
Place these resistors
close to the CRT-out
connector


Ferrite bead impedance: 10 ohm@100MHz



Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR




Hsync & Vsync level shift

Function	OE#
nA to nY	L
X	H

For DIS CRT

PE_GPIO2
L=> UMA
H=> DIS


For UMA CRT




DDC_CLK & DATA level shift

1029 swap these nets


PE_GPIO2
L=> UMA
H=> DIS




JE70-DN




SATA Connector



[illegible]




BLUETOOTH MODULE

1.5A / High Active Voltage 2V




JE70-DN

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
BLUETOOTH			
Size	Document Number	Rev	SB
JE70-DN			
Date:	Wednesday, December 30, 2009	Sheet	24 of 63






- 1.route on bottom as differential pairs.
2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3.No vias, No 90 degree bends.
4.pairs must be equal lengths.
5.6mil trace width,12mil separation.
6.36mil between pairs and any other trace.
7.Must not cross ground moat,except RJ-45 moat.

LAN Connector



LAN Connector






JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Azalia codec ALC272		
Title	Azalia codec ALC272	
Size A3	Document Number	Rev
	JE70-DN	SB
Date: Wednesday, December 30, 2009	Sheet 28	of 63


AUDIO OP AMPLIFIER




JE70-DN

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO AMP			
Size	Document Number		Rev
	JE70-DN		SB
Date:	Wednesday, December 30, 2009	Sheet 29 of 63	


Internal Mic




Internal Speaker



LINE OUT



MIC IN



JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
AUDIO JACK		
Size	Document Number	Rev
	JE70-DN	SB
Date: Wednesday, December 30, 2009		
Sheet 30 of 63		

No Modem Function

JE70-DN


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
MDC			
Size	Document Number		Rev
	JE70-DN		SB
Date: Thursday, November 19, 2009		Sheet	31 of 63

5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD) on USB board


JE70-DN

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CARDREADER			
Size	Document Number		Rev
	JE70-DN		SB
Date: Thursday, November 19, 2009		Sheet	32 of 63


Mini Card Connector(WLAN)





Place near AMINI1



Mini Card Function



```
1020 modify these nets
```



JE70-DN


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
MINI CARD			
Size	Document Number		Rev
	JE70-DN		SE
Date:	Wednesday, December 30, 2009	Sheet 33 of 63	

No NEWCARD Function

JE70-DN









緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NEW CARD			
Size	Document Number		Rev
	JE70-DN		SB
Date: Thursday, November 19, 2009		Sheet 34 of	63



NONE BOARD

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
NONE BOARD			
Size	Document Number		Rev
A3	JE70-DN		SB
Date:	Thursday, November 19, 2009	Sheet 39 of	63

LED





JE70-DN

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

POWER ON LOGIC

Size
A3

Document Number	
-----------------	--


JE70-DN

Date: Wednesday, December 30, 2009


Sheet 41 of

Rev	SB
-----	----


Adapter




CPU_CORE ISL6265HRTZ




DCDC 5V/3D3V(RT8205A)




DCDC 1D8V(RT8209B)




DCDC 1D1V(RT8209)




1D2V LDO G9161




0D9V LDO RT9026




CHARGER MAX8731



2D5V LDO R9161




1D5V LDO G9571




JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			Power Block Diagram	
Size	Document Number			Rev
A3	JE70-DN			SB
Date:	Thursday, November 19, 2009	Sheet	42	of 63




Run Power





+3VS to 3.3V_DELAY Transfer






1109 modify the value of R448 to 64.15035.6DL




	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2




RT8209E for 1D5V



RT9026 for 0D75V_S3




JE70-DN



JE70-DN


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File	1D1V_S0 & 1D1V_S5 & 1D8V_S0
Size	Document Number
JE70-DN	
Date: Wednesday, December 30, 2009	Sheet 47 of 63
Rev	SB

1D5V_S3



緯創資通


Title			
LDO 1D05V/2D5V/1V			
Size A3	Document Number		Rev
	JE70-DN		SB
Date:	Wednesday, December 30, 2009	Sheet 48 of	63





1021 modify DCIN1

1Pin=3A

Adaptor in to generate DCBATOUT





BATTERY CONNECTOR



Pin NO	Symbol
1	GND
2	GND
3	SMD
4	SMC
5	TS
6	B/I
7	BT+
8	BT+

JE70-DN

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: AD/BATT CONN			
Size	Document Number	Rev	SB
JE70-DN			
Date: Wednesday, December 30, 2009		Sheet 50 of 63	



Check test point

3D3V_S0	TP171	Do Not Stuff
3D3V_AUX_S5	TP170	Do Not Stuff
3D3V_S5	TP172	Do Not Stuff
5V_S5	TP167	Do Not Stuff
12.36 PM_PWRBTN#	TP169	Do Not Stuff
6.11 CPU_PWRGD	TP163	Do Not Stuff
35,36,45 SS_ENABLE	TP173	Do Not Stuff
6.11 CPU_LDT_RST#	TP162	Do Not Stuff

Test Point放在Dimm Door打開可量測處

JE70-DN

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

EMI/Spring/Boss

Size

Document Number

JE70-DN

Rev

SB

Date: Wednesday, December 30, 2009


Sheet

51


of

63


8 PEG_TXP[15..0] << PEG_TXP[15..0]
8 PEG_TXN[15..0] << PEG_TXN[15..0]



PCI EXPRESS INTERFACE



8 PEG_RXP[15..0] << PEG_RXP[15..0]
8 PEG_RXN[15..0] << PEG_RXN[15..0]



Do Not Stuff

DIS_PX

11 DGPU_HOLD_RST# >>> 9.11.36 PLT_RST1# >>>

U42

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff


Do Not Stuff


Do Not Stuff





Do Not Stuff

Do Not Stuff




Do Not Stuff






X

DDR3




SAMSUNG: 72.41164.H0U(VR.1GB0B.006)
HYNIX: 72.51G63.C0U(VR.1GB0G.004)

56,58 DQMA#[0..7] <<>>
56,58 RDQSA[0..7] <<>>
56,58 WDQSA[0..7] <<>>
56,58 MAA[0..12] <<>>
56,58 MDA[0..63] <<>>




DDR3



1030 modify these nets



Do Not Stuff
2ND = 72.51G63.C0U

SAMSUNG: 72.41164.H0U (VR.1GB0B.006)
HYNIX: 72.51G63.C0U (VR.1GB0G.004)



1030 modify these nets


Do Not Stuff
2ND = 72.51G63.C0U



JE70-DN


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: VRAM(2/4)	
Size: A3	Document Number: JE70-DN
Date: Wednesday, December 30, 2009	Sheet 58 of 63
Rev: SB	

DDR3





Do Not Stuff
2ND = 72.51G63.C0U

SAMSUNG: 72.41164.H0U(VR.1GB0B.006)
HYNIX: 72.51G63.C0U(VR.1GB0G.004)



Do Not Stuff
2ND = 72.51G63.C0U




JE70-DN

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
VRAM(4/4)			
Size A3	Document Number		Rev
	JE70-DN		SB
Date:	Wednesday, December 30, 2009	Sheet 60 of	63

RT8208B VGA CORE



**Iomax=18A
OCP>30A**

**Do Not Stuff
Low Turn-on D0/D1 MOSFET**

Madison : 64.75025.6DL 75k-ohm
Park : 64.34025.6DL 34K-ohm

MAVDD_ALTV0	Madison Pro	Park XT
0	1.00V	1.12V
1	0.90V	0.90V

JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8209E VGA CORE**

Size: A3 Document Number: **JE70-DN** Rev: **SB**

Date: Wednesday, December 30, 2009 Sheet 61 of 63

1020

Page8: modify these nets for PCIE ports
Page11:add these nets(INT_VGA_EN#,EDP_EN)
Page11:add the net(PX_EN#) and R861
Page11:delete D41,R437,R435
Page12:modify these nets for USB ports
Page14:modify L45,L48,L52,L57,L58,L60
Page18:delete RN95,R423 and add Q73-Q76,R862~R864,D45
Page19:delete CCD1 conn and modify these nets for CCD
Page19:add R865,R866,U100
Page20:add Q77,R867
Page24:add modify these nets for BT
Page25:add modify these nets for USB board
Page26:modify these nets for PCIE port(LAN)
Page26:delete the net(LOW_PWR)
Page33:modify these nets for PCIE ports(MINI1,MINI2
Page33:modify these part's names
Page33:modify these nets for USB port(MINI2)
Page40:1020 modify PWR_LED1,CHARGER_LED1
Page51:add screw holes

1021

Page5:modify these nets
Page6:delete HDT1 conn and add TP246~255
Page16:modify these nets of ADM1
Page16:add R880~883
Page17:modify these nets of ADM2 and ADM3
Page17:add R884~R891
Page18:add RN114~117
Page23:modify ODD1
Page25:modify the net(COVER_SW#_1)
Page30:modify LOUT1,AMIC1 and MICIN1
Page33:modify AMINI1 and MINI2
Page36:modify these nets and add R873~878
Page38:modify these devices(ATPCN1,SW_R,SW_L)
Page40:modify PWR_LED1,CHARGER_LED1
Page49:add D46
Page50:modify DCIN1, BAT1 and add R879

1021

Page26:modify U6(LAN IC)

1023

Page12:delete R538,R539 and add RN118
Page12:delete R442,R443,R445 and add RN119
Page12:delete R570~R572 and add RN120
Page12:delete C368~C371,C446,C449,C686,C687
Page18:swap these nets
Page21:add R892~R900,Q78
Page25:delete TC29,TC24,EC79,EC83
Page25:modify the net of USBCN1 pin32
Page36:delete R258 and RN89,RN122
Page36:delete R382 and add U101
Page36:delete R892,R483,R497,R478 and add RN123
Page36:delete R410,R416 and add RN121,R892
Page37:add R901,R902
Page40:modify the pin5 define of PWR_CN1 and Q11
Page43:add TC53,TC54,U44
Page61:modify TC52, R295 and add R903,Q79

1026

Page3: add R904 and modify C509,R232,R235
Page6: add R913,RN124
Page6: modify RN42,RN84,R612,R611,R364
Page17:modify these nets
Page19:modify R588
Page21:modify U73 and delete R504
Page22:modify SATA1
Page35:delete R311 and modify FAN1
Page36:modify RN121
Page36:modify AKB1
Page37:modify RN94 and the net(SPI_WP#)
Page43:add R097~R911,D47,Q80
Page53:add R905,R906

1027

Page10:delete C651,R320,R316
Page11:modify C543,C306,C424,C433
Page11:delete R148
Page12:modify the net(PM_RSMRST#)
Page43:modify the net(PM_RSMRST#)

1028

Page3:add the net(LAN_CLKREQ#) to RN70
Page4:modify C704-C706
Page4:modify R401
Page9:delete R576,R578
Page10:modify C62,C91
Page11:delete R207,C337,D5,R208
Page11:delete the net(PCI_REQ#6)
Page12:delete RN120 and add R570
Page13:modify the net(SATA_LED#)
Page14:add C1198,C1199 and modify C815,C811
Page16:add R934,R935
Page18:add U102,R915~R919
Page18:modify R432,U3,U8
Page19:add U103,R920~R922 and delete D35
Page20:add R936,R937 and modify R325,R323,R354
Page21:delete RN8,RN13,RN15,RN19
Page21:modify C819~C821,C823,C824,C826~C828
Page25:add L82,R924,R925
Page29:modify R489
Page30:modify R622,R619 and add RN125
Page36:delete R384 and modify the net(KBC_BL_ON_IN)
Page36:add R926
Page43:delete R583,D33,U74,R340,Q34,R584
Page43:add R930~R933,Q84,Q85,C1197
Page43:add R927~R929,Q8~Q83
Page43:delete R591~R595
Page48:modify these nets(DGPU_PWROK,0025_POK)

1029

Page6:delete R364,R612 and add RN127,R946
Page16:delete C331,C338
Page17:delete C348,C340,C350,C342
Page18:modify these nets
Page19:add EC99,EC100
Page24:add EC101,EC102
Page25:add L82,R924,R925,R939,EC103
Page35:delete D17,D18,U39,U43,R298,R322,R330,R338,R337,C646,C656
Page35:delete U38,R321,R308,R309,R314,C645
Page36:add R945,RN126
Page43:delete U44,R342,C675
Page47:modify the net
Page48:modify R582 and add R938
Page50:add D48
Page53:add R940~R943
Page61:add R944,Q86

1030

Page3:modify these nets
Page8:modify these nets
Page11:modify the net
Page12:add R949
Page14:delete C760,C721,C805,C800,C769,L64 and add R948
Page18:modify these nets
Page30:add R950~R953 and modify EC24,EC51
Page57:swap these nets
Page58:swap these nets
Page59:swap these nets
Page60:swap these nets

1102

Page3:swap these nets
Page6:swap these nets
Page12:swap these nets
Page13:swap these nets
Page18:swap these nets
Page25:modify USBCN1
Page30:modify these names of these nets

1103

Page3:modify X5,C508,C509
Page11:modify R164
Page14:modify L51,L59
Page21:modify these names of nets
Page21:add RN8,RN13,RN15,RN19
Page36:add the net(A_MIC_SUPPORT#)

1104

Page6:delete TP246~255 and add HDT1
Page9:modify the value of RN11
Page24:add AFTP(TP256~TP258)
Page24:add AFTP(TP259~TP263)
Page25:add AFTP(TP264~TP280)
Page35:add AFTP(TP281,TP282)
Page36:add AFTP(TP283~TP307)
Page38:add AFTP(TP308~TP312)
Page40:add AFTP(TP313~TP319)
Page56:modify these values of R724,R725

1105

Page3:delete R191~R194,R198~R200,R204~R206
Page3:delete R214,R213,R187~R190,R220,R222
Page3:add RN128~RN136
Page3:modify R215,R197,R238,R229
Page6:delete R104,R105,R188,R110
Page6:add RN137,RN138,R954
Page6:modify R366
Page6:modify Q8,R81,R375,C205
Page8:delete TP16,TP17,TP20,TP21
Page9:add R955,R956 and modify R29
Page11:delete R144,R141,R137,R138
Page12:add the net(SUS_STAT#) and R957
Page12:modify these nets
Page21:swap these nets
Page28:modify C713,R634 and delete R626
Page33:modify these nets
Page33:modify R879

1106

Page3:modify these values of R169,R170
Page12:add R957,R958
Page12:add these nets(USB_OC#0,USB_OC#2,USB_OC#3)
Page16:modify R880~R883,ADM1
Page17:modify R888,R890,ADM2
Page21:add R959
Page35:modify FAN1
Page35:modify PWR_CN1
Page35:modify ATPCN1
Page36:swap these nets(KBRCIN#,KA20GATE)
Page37:swap RN94
Page44:swap RN45
Page51:add EC104~EC112 for EMI demand

1107

Page3:swap RN129,RN130,RN132
Page6:swap RN137
Page51:add EC104~EC112 for EMI demand

1109

Page45:modify the value of R448 to 64.15035.6DL for Power team demand
Page45:modify R462,R470 for Power team demand
Page46:modify L25 for Power team demand
Page48:modify C1032,C1194

1110

Page5:swap RN48
Page7:add C1200~C1207
Page11:add R960,R961
Page25:modify USB1
Page43:add TC55,TC56
Page52:add R962

1111

Page11:add R965
Page21:modify HDMI1
Page28:add R626
Page33:delete C550,C549 and add R963
Page36:delete RN121 and add R964
Page45:modify TC39,TC40
Page48:add R966,Q87,C1208,R967,R968,Q88

1112

Page13:modify the net
Page48:delete R968,Q88
Page48:modify R819,R820,R966
Page48:modify the net

1113

Page3:delete R170,EC50
Page25:delete R939,TP272,EC103
Page46:modify TC43
Page48:add R969
Page53:add R968
Page53:delete TP103,TP122,TP160,TP178
Page53:delete these TP(TP157,TP145...))
Page54:delete TP3~TP9

1117(Rename)

Page18:swap these nets
Page22:delete D29~D31,D33
Page36:modify RN31
Page61:delete G24~G29
Page61:modify the net

1118

Page14:add R620 and modify R184
Page15:modify R412,R411
Page36:swap AKB1 pin1~pin26

JET70-DN

緯創資通		Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
HISTORY(1/2)			
Size	Document Number	Rev.	SB
K2			
Date: Thursday, November 10, 2009		Page: 62	of 63

SA to SB

1120

Page19: modify these nets
Page48: modify the net(9025_EN)

1124

Page38: modify ATPCN1

1126

Page25: modify these nets
Page36: add TP174