


JV71-TR Block Diagram

Project code: 91.4FP01.001


PCB P/N : 48.4FP02.0SB

REVISION : 09243-SB



UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB/PCIE Routing

Size

A3

Document Number


JV71-TR

Rev

SA

Date: Monday, July 06, 2009

Sheet 2 of 61






State	Specification	Notes	ZM200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
S0.C0.P2	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1300 MHz
	TDP	3	TBD
S0.C0.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
S0.C0.P4	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P5	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
S0.C0.P6	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
S0.C0.P7	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V

UMA

Title		
Size A3		
Date: Monday, July 06, 2009		
Document Number		
Rev SA		
Sheet 4 of 61		
Title		
CPU HT LINK I/F (1/4)		
J71-TR		
Rev SA		

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



ACPU1C	MEM:DATA		
16 MEM_MA_DATA0	G12	MA_DATA0	C11
16 MEM_MA_DATA1	F12	MA_DATA1	A11
16 MEM_MA_DATA2	H14	MA_DATA2	A14
16 MEM_MA_DATA3	G14	MA_DATA3	B14
16 MEM_MA_DATA4	H11	MA_DATA4	G11
16 MEM_MA_DATA5	C13	MA_DATA5	D12
16 MEM_MA_DATA6	E13	MA_DATA6	A13
16 MEM_MA_DATA7	H15	MA_DATA7	A15
16 MEM_MA_DATA8	F15	MA_DATA8	A16
16 MEM_MA_DATA9	E17	MA_DATA9	A19
16 MEM_MA_DATA10	H17	MA_DATA10	A20
16 MEM_MA_DATA11	F14	MA_DATA11	C14
16 MEM_MA_DATA12	C17	MA_DATA12	D14
16 MEM_MA_DATA13	H17	MA_DATA13	C18
16 MEM_MA_DATA14	G17	MA_DATA14	D18
16 MEM_MA_DATA15	G18	MA_DATA15	D20
16 MEM_MA_DATA16	C19	MA_DATA16	A21
16 MEM_MA_DATA17	E20	MA_DATA17	D24
16 MEM_MA_DATA18	F20	MA_DATA18	C25
16 MEM_MA_DATA19	E18	MA_DATA19	B20
16 MEM_MA_DATA20	F18	MA_DATA20	C20
16 MEM_MA_DATA21	B22	MA_DATA21	B24
16 MEM_MA_DATA22	C23	MA_DATA22	C24
16 MEM_MA_DATA23	F20	MA_DATA23	E23
16 MEM_MA_DATA24	F22	MA_DATA24	E24
16 MEM_MA_DATA25	H24	MA_DATA25	G25
16 MEM_MA_DATA26	I19	MA_DATA26	G26
16 MEM_MA_DATA27	E21	MA_DATA27	C26
16 MEM_MA_DATA28	E22	MA_DATA28	D26
16 MEM_MA_DATA29	H20	MA_DATA29	G23
16 MEM_MA_DATA30	H22	MA_DATA30	G24
16 MEM_MA_DATA31	A24	MA_DATA31	A24
16 MEM_MA_DATA32	AB24	MA_DATA32	AA23
16 MEM_MA_DATA33	AB22	MA_DATA33	AD24
16 MEM_MA_DATA34	AA21	MA_DATA34	AE24
16 MEM_MA_DATA35	W22	MA_DATA35	AA26
16 MEM_MA_DATA36	W21	MA_DATA36	AA25
16 MEM_MA_DATA37	Y22	MA_DATA37	AD26
16 MEM_MA_DATA38	AA22	MA_DATA38	AE25
16 MEM_MA_DATA39	Y20	MA_DATA39	AC22
16 MEM_MA_DATA40	AA20	MA_DATA40	AD22
16 MEM_MA_DATA41	AA18	MA_DATA41	AE20
16 MEM_MA_DATA42	AB18	MA_DATA42	AE20
16 MEM_MA_DATA43	AB21	MA_DATA43	AE24
16 MEM_MA_DATA44	AD21	MA_DATA44	AE23
16 MEM_MA_DATA45	AD19	MA_DATA45	AC20
16 MEM_MA_DATA46	Y18	MA_DATA46	AD20
16 MEM_MA_DATA47	AD17	MA_DATA47	AD18
16 MEM_MA_DATA48	W16	MA_DATA48	AE18
16 MEM_MA_DATA49	W14	MA_DATA49	AC14
16 MEM_MA_DATA50	Y14	MA_DATA50	AD14
16 MEM_MA_DATA51	Y17	MA_DATA51	AE19
16 MEM_MA_DATA52	AB17	MA_DATA52	AC18
16 MEM_MA_DATA53	AB15	MA_DATA53	AE16
16 MEM_MA_DATA54	AD15	MA_DATA54	AE15
16 MEM_MA_DATA55	AB13	MA_DATA55	AE13
16 MEM_MA_DATA56	AD13	MA_DATA56	AC12
16 MEM_MA_DATA57	Y12	MA_DATA57	AB11
16 MEM_MA_DATA58	W11	MA_DATA58	Y11
16 MEM_MA_DATA59	AB14	MA_DATA59	AE14
16 MEM_MA_DATA60	AB14	MA_DATA60	AE14
16 MEM_MA_DATA61	AB12	MA_DATA61	AE11
16 MEM_MA_DATA62	AB12	MA_DATA62	AD11
16 MEM_MA_DATA63	AB12	MA_DATA63	AD11
16 MEM_MA_DM0	F12	MA_DM0	A12
16 MEM_MA_DM1	C15	MA_DM1	B16
16 MEM_MA_DM2	E19	MA_DM2	A22
16 MEM_MA_DM3	F24	MA_DM3	E25
16 MEM_MA_DM4	AC24	MA_DM4	AB26
16 MEM_MA_DM5	Y19	MA_DM5	AE22
16 MEM_MA_DM6	AB16	MA_DM6	AC16
16 MEM_MA_DM7	Y13	MA_DM7	AD12
16 MEM_MA_DQ0_P	G13	MA_DQS_H0	C12
16 MEM_MA_DQ0_N	H13	MA_DQS_L0	B12
16 MEM_MA_DQ01_P	G16	MA_DQS_H1	D16
16 MEM_MA_DQ01_N	G15	MA_DQS_L1	C15
16 MEM_MA_DQ02_P	C22	MA_DQS_H2	A24
16 MEM_MA_DQ02_N	C21	MA_DQS_L2	A23
16 MEM_MA_DQ03_P	G22	MA_DQS_H3	F26
16 MEM_MA_DQ03_N	G21	MA_DQS_L3	E26
16 MEM_MA_DQ04_P	AD23	MA_DQS_H4	AC25
16 MEM_MA_DQ04_N	AC23	MA_DQS_L4	AC26
16 MEM_MA_DQ05_P	AB19	MA_DQS_H5	AE21
16 MEM_MA_DQ05_N	AB20	MA_DQS_L5	AE22
16 MEM_MA_DQ06_P	Y15	MA_DQS_H6	AE16
16 MEM_MA_DQ06_N	W15	MA_DQS_L6	AD16
16 MEM_MA_DQ07_P	W12	MA_DQS_H7	AE12
16 MEM_MA_DQ07_N	W13	MA_DQS_L7	AE12


SKT-CPU638P-GP-U2
62.10055.111

SKT-CPU638P-GP-U2
62.10055.111

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU DDR (2/4)	
Size	Document Number	Rev
A3	JV71-TR	SA
Date:	Monday, July 06, 2009	Sheet 5 of 61



1D8V S3

R614 510R2J-1-GP CPU TEST25 L

R615 510R2J-1-GP CPU TEST25 H

Ground symbol

Close To CPU

CPU_CLK >>> C734
CPU_CLK# >>> C732

LDT_RST# CPU

HDT_RST# 2

For HDT DBG

1D2V_S0

TPAD14-GP TP186 1 CPU_SID AE4
TPAD14-GP TP186 1 CPU_SID AE5
TPAD14-GP TP87 1 CPU_ALERT# AE6

R84 1 CPU_HREF# R6
R83 1 CPU_HREF1# P6

R110 0R0402-PAD CPU_VDD0_RUN_FB_H R6
R108 0R0402-PAD CPU_VDD0_RUN_FB_L R6

R104 0R0402-PAD CPU_VDD1_RUN_FB_H R6
R105 0R0402-PAD CPU_VDD1_RUN_FB_L R6

CPU_DBDY G10
CPU_TMS AA9
CPU_TCK AC9
CPU_TRST# AD9
CPU_TDI AF9

VDDA1
VDDA2
KEY2
CLKN_H
CLKN_L
SVC
SVD
RESET_L
PWROK
LDTSTOP_L
THERMTRIP_L
PROCHOT_L
MEMHOT_L
SIC
SID
TP188
ALERT_L
THERMDC
THERMDA
HT_REF0
HT_REF1
VDD0_FB_H
VDD0_FB_L
VDDIO_FB_H
VDDIO_FB_L
VDD1_FB_H
VDD1_FB_L
VDDNB_FB_H
VDDNB_FB_L
DBRDY
TMS
TCK
TRST_L
TDO
DBREQ_L

TP93 1 CPU TEST23 AD7 TEST23 TEST28_H H7 CPU TEST28 H 1 TP92
CPU TEST18 H10 TEST18 H8 CPU TEST28 L 1 TP98
CPU TEST25 H F9 TEST19 G9 TEST17 D7 CPU TEST17 1 TP89
TP105 1 CPU TEST25 H F9 TEST25_H E7 CPU TEST16 1 TP90
TP103 1 CPU TEST25 L F8 TEST15 F7 CPU TEST15 1 TP91
CPU TEST21 AB8 TEST25_L C7 CPU TEST14 1 TP88
TP104 1 CPU TEST21 AB8 TEST21 D7 CPU TEST10 C3 X
TP97 1 CPU TEST20 AF7 TEST20 C8 X
TP98 1 CPU TEST20 AF7 TEST24 AE7 TEST22 C4 X
CPU TEST22 AE8 TEST12 AC8 TEST12 C4 X
TP95 1 CPU TEST27 AFB TEST27 C4 X
TP187 1 CPU TEST27 AFB TEST27 C4 X
R77 2 CPU TEST9 C2 TEST9 TEST6 TEST29_H H8 X
0R0402-PAD X A6 RSVD1 RSVD10 H1 X
X A5 RSVD9 RSVD9 AA7 X
X B3 RSVD3 RSVD8 D5 X
X B5 RSVD7 RSVD7 D5 X
X C1 RSVD5 RSVD6 C5 X

SKT-CPU638P-GP-U2

62.10055.111







Diagram 18: CPU TEST18. A circuit with a resistor R612 in series with a 300R2J-4-GP component, connected to ground. The component is marked with a 'DY' symbol.


Diagram 19: CPU TEST19. A circuit with a resistor R611 in series with a 300R2J-4-GP component, connected to ground. The component is marked with a 'DY' symbol.

Diagram 22: CPU TEST22. A circuit with a resistor R613 in series with a 300R2J-4-GP component, connected to ground. The component is marked with a 'DY' symbol.

Pin connection diagram for the SMC-CONN26A-FP connector. The diagram shows a 26-pin connector with pins numbered 1 to 26. Pins 3 and 5 are marked with 'X' and are not connected. Pin 1 is connected to HDT1. Pin 2 is connected to DV. Pin 4 is connected to CPU DBREQ#. Pin 6 is connected to CPU DBRDY. Pin 8 is connected to CPU TCK. Pin 10 is connected to CPU TMS. Pin 12 is connected to CPU TDI. Pin 14 is connected to CPU TRST#. Pin 16 is connected to CPU TDO. Pin 18 is connected to 1D8V_S3. Pin 20 is connected to HDT_RST#. Pin 22 is connected to ground. Pin 24 is connected to ground. Pin 26 is connected to ground. The connector is labeled SMC-CONN26A-FP.

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Date: Monday, July 06, 2009 Sheet 6 of 61



RS780 SYMBOL

Placement: close RS780

Placement: close RS780




RS780M Display Port Support (muxed on GFX)

DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1

GTXP0	UMA	C30	1	SCD1U16V2KX-3GP	HDMI DATA2+	21
GTXP1	UMA	C29	1	SCD1U16V2KX-3GP	HDMI DATA2-	21
GTXP2	UMA	C27	1	SCD1U16V2KX-3GP	HDMI DATA1+	21
GTXP3	UMA	C26	1	SCD1U16V2KX-3GP	HDMI DATA1-	21
GTXP4	UMA	C25	1	SCD1U16V2KX-3GP	HDMI DATA0+	21
GTXP5	UMA	C22	1	SCD1U16V2KX-3GP	HDMI DATA0-	21
GTXP6	UMA	C21	1	SCD1U16V2KX-3GP	HDMI_CLK+	21
GTXP7	UMA	C19	1	SCD1U16V2KX-3GP	HDMI_CLK-	21


for TR





UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






Title			
ATi-RS880M_HT LINK&PCIe(1/3)			
Size	Document Number	Rev	
A3	JV71-TR	SA	
Date:	Monday, July 06, 2009	Sheet	8 of 61








PLACE SATA AC DECOUPLING
CAPS CLOSE TO SB700



REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



DEBUG STRAPS

TPAD14-GP	TP137	PCI_AD23	11
TPAD14-GP	TP136	PCI_AD24	11
TPAD14-GP	TP195	PCI_AD25	11
TPAD14-GP	TP135	PCI_AD26	11
TPAD14-GP	TP134	PCI_AD27	11
TPAD14-GP	TP133	PCI_AD28	11
TPAD14-GP	TP130	PCI_AD29	11
TPAD14-GP	TP129	PCI_AD30	11

	PCI_CLK2	PCI_CLK3	CLK_PCI_LOM CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17 , SB_GPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM DEFAULT L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ATi-SB710 STRAPPING (5/5)

Size

Document Number

A3

JV71-TR

Date: Monday, July 06, 2009



Sheet 15 of 61

Rev

SA



LOW 5.2 mm




SKT-SODIMM200-37GP
62.10017.E21
2ND = 62.10017.A51
3RD = 62.10017.G71


HI 9.2mm

Place C2.2uF and 0.1uF < 500mils from DDR connector

NORMAL TYPE



(A2)



UMA

緯創資通 Wistron Corporation
21F., 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
Size Custom
Document Number
Date: Monday, July 06, 2009

Rev
SB
JCV71-TR
Sheet 17 of 61

DDR SO-DIMM SKT 2


PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

Decoupling Capacitor




Place these Caps near DM1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near PARALLEL TERMINATION







UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
DDR DAMPING & TERMINATION		
Size	Document Number	Rev
A3	JV71-TR	SB
Date:	Monday, July 06, 2009	Sheet 18 of 61

LCD/INVERTER/CCD CONN





for TR




Inverter Pin	
Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND

CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND



緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





R489 PU & TR-DIS-->150R
TR-UMA & TR-MUX-->140R

Layout Note:
Place these resistors
close to the CRT-out
connector


Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



CRT I/F & CONNECTOR





DDC_CLK & DATA level shift






緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CRT Connector	
Size	Document Number
JV71-TR	
Date: Monday, July 06, 2009	Sheet 20 of 61




for TR



for TR





2009/04/14 Follow Jm70 By John





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			HDMI Connector		
Size	Document Number				Rev
JV71-TR					SB
Date: Monday, July 06, 2009	Sheet 21 of 61				


SATA Connector



SATA ODD Connector










1.5A / High Active Voltage 2V




UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
BLUETOOTH			
Size	Document Number		Rev
	JV71-TR		SA
Date:	Monday, July 06, 2009	Sheet	24 of 61





- 1.route on bottom as differential pairs.
- 2.Tx+Tx- are pairs. Rx+Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

26 MDI1- <<< 1 12 RJ45_6

3 10 MCT1

26 MDI1+ <<< 2 11 RJ45_3

26 MDI0+ <<< 5 8 RJ45_1

4 9 MCT2

26 MDI0- <<< 6 7 RJ45_2

XF1

XFORM-271-GP


68.HD081.301

2ND = 68.68160.30B

Change

2009/06/03 SB Change

68.HD081.301 Change 68.HD081.30B



10 (+) 9 (-) :: GREEN
10 (+) 11 (-) :: ORANGE

Diagram illustrating the RJ45 pinout for RJ45-13P-3-GP. The diagram shows a 13-pin connector with pins 1 through 12 and 15. Pin 14 is a shield. Pin 13 is connected to LAN_ACT_LED# (active low). Pin 15 is connected to ground. The other pins are connected to RJ45 1 through 8 and CONN PWR2.



Pinout details:

- Pin 1: RJ45 1
- Pin 2: RJ45 2
- Pin 3: RJ45 3
- Pin 4: RJ45 4
- Pin 5: RJ45 5
- Pin 6: RJ45 6
- Pin 7: RJ45 7
- Pin 8: RJ45 8
- Pin 12: CONN PWR2
- Pin 13: LAN_ACT_LED# <<<
- Pin 15: Ground


Legend:


- 12 (+) 13 (-):YELLOW

2009/05/23 SB Change





DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers







Internal Speaker


29 SPKR_L- <<< SPKR_L-
29 SPKR_L+ <<< SPKR_L+
29 SPKR_R- <<< SPKR_R-
29 SPKR_R+ <<< SPKR_R+




INT MIC




LINE IN




MIC IN





LINE OUT




A rectangle is shown with vertices labeled as follows: top-left is 1, top-right is 11, middle-right is 16, bottom-right is 18, bottom-left is 15, middle-left is 14, top-left (inner) is 13, bottom-left (inner) is 2, bottom-right (inner) is 12, and top-right (inner) is 17. The rectangle is defined by the outer vertices 1, 11, 18, and 15.








Mini Card Connector(WLAN)




Place near MINI1







3.System Sensor, Put Plamrest.




DXP1:108 Degree
DXP2:H/W Setting
DXP3:88 Degree



Place near chip as close as possible



HW Thermal Throttling




BL3#




UMA



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title					G792							
Size		Document Number				Rev						
A3		JV71-TR				SB						
Date:		Monday, July 06, 2009			Sheet		34		of		61	







TOUCH PAD




Finger printer

2009/05/26 SB Change to 5D5V



2009/04/17 For EMI By John






2009/04/21 For EMI By John


UMA

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Touch PAD/Finger printer			
Size	Document Number	Rev	
A3			SB
Date:	Monday, July 06, 2009	Sheet	37 of 61


2009/04/16 Change By John




2009/04/16 Change By John




Power Button




Beckup Button






WIRELESS Button




BT/3G Button



Cover Up Switch









T/P lock Button




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		SWITCH	
Size	Document Number	Rev	
A3	JV71-TR	SA	
Date: Monday, July 06, 2009	Sheet 39	of	61




Adapter




CPU_CORE ISL6265HRTZ




1D2V LDO G9161




2D5V LDO R9161




DCDC 5V/3D3V(RT8205A)




DCDC 1D8V(RT8209B)




0D9V LDO RT9026




1D5V LDO G9571




DCDC 1D2V(TPS51124)



DCDC 1D1V(TPS51124)




CHARGER MAX8731




UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Power Block Diagram	
Size A3	Document Number JV71-TR
Date: Monday, July 06, 2009	Sheet 42 of 61
Rev SA	


Aux Power 3D3V_AUX_S5





Run Power




for TR



for TR





2009/04/21 ADD By John





R509, R342--10MΩ
C865--22pF
C675--1000pF
For VGA sequence issue



UMA










$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2 * L * f)) * ((V_{in} - V_{out}) * V_{out})/V_{in}))$$










2009/03/27 WAYNE
C623 change to 1u10v for ESL



Vout=0.758V*(R1+R2)/R2 --> PWM mode
Vout=0.764V*(R1+R2)/R2 --> Skip Mode





TOP

CPU

H36_TR HOLE

H38_TR HOLE

H37_TR HOLE

H41_TR HOLE

H39_TR HOLE

H44_TR HOLE

DIS

DIS

TOP

MDC

H57

STF256R88H178-GP

PAN

H61 HOLE

H60 HOLE

Check test point

3D3V_S0O	TP233	TPAD14-GP
3D3V_AUX_S5	TP232	TPAD14-GP
3D3V_S5O	TP231	TPAD14-GP
5V_S5	TP230	TPAD14-GP
12.35 PM_PWRBTN#	TP229	TPAD14-GP
6.11 CPU_PWRGD	TP228	TPAD14-GP
34.35 SS_ENABLE	TP227	TPAD14-GP
6.11 CPU_LDT_RST#	TP226	TPAD14-GP

UMA

34.4V802.001

34.4V802.001

Test Point放在Dimm Door打開可量測處

SA

SB

-1

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title EMI/SpringBoss

Size Document Number JV71-TR

Date: Friday, July 10, 2009


Sheet 51 of 61

Rev SB




```
DVPPDATA [3:0]
0100 512MB Hynix-H5PS1G63EFR-20L (500MHz)
1000 512MB Samsung-K4N1G164QE-HC20 (500MHz)
1100 512MB QIMONDA HYB18T1G161C2F-20 (500MHz)
```


It's strap for GDDR3-136ball
Need to Clarify













Back Bias (body bias) which minimizes power consumption in battery modes.
PD = Disable
PU = Enable



Depending on OSC used select voltage divider res values R25 R70 to ensure XTALIN voltage level of 1.8V




Layout notice:
It should be place near HDMI connector



2009/04/15 ESD For 2KV By John

M92-M2 uses memory group B only




STRAPS	PIN	DESCRIPTION
GPIO	DVFPDATA (23:20) (Internal PD)	Initialization Behavior: This signal is input during reset (no reference clock is required). After reset, the default state is output low (0 V). The signals above can be left unconnected if not used.

AMD RESERVED CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET
H2SYNC, GENERIC
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET
GPIO28_TDO , GPIO21_BB_EN



If BIOS_ROM_EN (GPIO22) = 0	If BIOS_ROM_EN (GPIO22) = 1
Size of the primary memory apertures	GPIO[13,12,11]
128MB	x000
256MB	x001
64MB	x010
32MB	x
16MB	x
2GB	x
4GB	x
	Manufacturer
	Part Number
	GPIO[13,12,11]

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR x= DESIGN DEPENDANT NA= NOT APPLICABLE
TX_PWRS_ENB (Internal PD)	GPIO0	PCIE FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50k Tx output swing 1= Full Tx output swing	1
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	1
BIF_GEN2_EN_A	GPIO2	PCIE GEN2 ENABLED 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s	1
AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	
ROMSO	GPIO8	Serial ROM Output from ROM	0
ROMSI	GPIO9	VGA ENABLED Serial ROM Input to ROM	0
ROMIDCFG[3:0]	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	x x x
PWRCNTL[1,0]	GPIO[15,20]	Power control signals to control the core voltage regulator	
BB_EN	GPIO21	Back Bias (body bias) which minimizes power consumption in battery modes. 0V = Disable 3D3V = Enable	0
AUD[1] AUD[0]	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00:No audio function 01:Audio for DisplayPort and HDMI (if adapter is detected) 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI	1
CCBYPASS	GENERIC		0


UMA





Iomax=8A, OCP>12A




2009/04/10 FOLLOW SJM50-TR for TR DIS







1D5V_S0
Iomax=3.16A
OCP>6A



Vo=0.8*(1+(R1/R2))




Iomax=3A
OCP>6A



	5	4	3	2	1
D					
C					
B					
A					

UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HISTORY			
Size	Document Number		Rev
A3	JV71-TR		SA
Date:	Monday, July 06, 2009		Sheet 61 of 61