


JM70 -MV Block Diagram

Project code: 91.4AN01.001
PCB P/N : 48.4AN01.0SA
REVISION : SB 08246



SYSTEM DC/DC		ISL62392	46
INPUTS	OUTPUTS		
DCBATOUT	5V_S5(6A) 3D3V_S5(7A) 5V_AUX_S5 3D3V_AUX_S5		
SYSTEM DC/DC		TPS51124	46
INPUTS	OUTPUTS		
DCBATOUT	1D05V_S0(10A) 1D5V_S3(10A)		
RT9026			49
1.5V_S3	DDR_VREF_S3 (1.2A)		
G9198-15			14
3D3V_S5	1D5V_S5 (300mA)		
CHARGER		ISL88731A	50
INPUTS	OUTPUTS		
DCBATOUT	CHG_PWR 18V 6.0A		
CPU DC/DC		ADP3208C	51
INPUTS	OUTPUTS		
DCBATOUT	VCC_CORE 0-1.3V 38A		
GFX DC/DC		ISL6263	48
INPUTS	OUTPUTS		
DCBATOUT	VCC_GFXCORE 0-1.3V 6.5A		

PCB STACKUP

TOP
GND
S
S
GND
BOTTOM

UMA

緯創資通 Wistron Corporation	
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File	BLOCK DIAGRAM
Size A2	Document Number
Date: Saturday, December 20, 2008	JM70-MV
Sheet 1 of 55	Rev SB

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desttop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#:SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5


SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55, 53, 51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default). 1 = Digital display Port and PCIe are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIe disabled

NOTE:
1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.



6 H_A#[35..3] <<< H_A#[35..3]

CPU1A 1 OF 4

H_A#3 J4 A3#
H_A#4 L5 A4#
H_A#5 L4 A5#
H_A#6 M3 A6#
H_A#7 N2 A7#
H_A#8 N1 A8#
H_A#9 J1 A9#
H_A#10 N3 A10#
H_A#11 P5 A11#
H_A#12 L2 A12#
H_A#13 P2 A13#
H_A#14 P4 A14#
H_A#15 P1 A15#
H_A#16 R1 A16#
M1#

6 H_ADSTB#0 <<< H_REQ#0 K3 REQ#0#
6 H_REQ#4[0..0] <<< H_REQ#1 H2 REQ#1#
H_REQ#2 K2 REQ#2#
H_REQ#3 J3 REQ#3#
H_REQ#4 L1 REQ#4#

H_A#17 Y2 A17#
H_A#18 U5 A18#
H_A#19 R3 A19#
H_A#20 W6 A20#
H_A#21 U4 A21#
H_A#22 Y5 A22#
H_A#23 U1 A23#
H_A#24 R4 A24#
H_A#25 T5 A25#
H_A#26 T3 A26#
H_A#27 W2 A27#
H_A#28 W5 A28#
H_A#29 Y4 A29#
H_A#30 U2 A30#
H_A#31 V4 A31#
H_A#32 W3 A32#
H_A#33 A4 A33#
H_A#34 AB2 A34#
H_A#35 AA3 A35#
V1#

6 H_ADSTB#1 <<< A6 A20M#
12 H_A20M# <<< A5 FERR#
12 H_FERR# <<< C4 IGNNE#

12 H_STPCLK# <<< R115 H_STPCLK# R5 STPCLK#
12 H_INTR <<< C6 LINT0
12 H_NMI <<< B4 LINT1
12 H_SMI# <<< A3 SMI#

-BPM1 1 M4 RSVD#M4
-BPM1 0 N5 RSVD#N5
H_THA Q T2 RSVD#T2
H_THC Q V3 RSVD#V3
-BPM1 2 B2 RSVD#B2
AFTE14P-GP TP90 1 RSVD CPU C23 RSVD#C3
AFTE14P-GP TP94 1 RSVD CPU D2 RSVD#D2
5 H_GTUREF_2 <<< D22 RSVD#D22
TDO 2 D3 RSVD#D3
TDO 1 F6 RSVD#F6

KEY_NC

BGA479-SKT6-GPU6
62.10079.001
2nd = 62.10053.401

38 H_THA_Q <<< C467

38 H_THC_Q <<< Do Not Stuff

38 H_THC_Q <<< Do Not Stuff

38 H_THC_Q <<< Do Not Stuff

38 H_THC_Q <<< Do Not Stuff

38 H_THC_Q <<< Do Not Stuff

38 H_THC_Q <<< Do Not Stuff

38 H_THC_Q <<< Do Not Stuff

38 H_THC_Q <<< Do Not Stuff

38 H_THC_Q <<< Do Not Stuff

38 H_THC_Q <<< Do Not Stuff

38 H_THC_Q <<< Do Not Stuff

38 H_THC_Q <<< Do Not Stuff

38 H_THC_Q <<< Do Not Stuff

38 H_THC_Q <<< Do Not Stuff

38 H_THC_Q <<< Do Not Stuff

TP85 AFTE14P-GP

100V_S0

R110 56R2J-4-GP

QC = 64.49R95.6DL

Place testpoint on H_IERR# with a GND 0.1" away

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

100V_S0

R110 56R2J-4-GP

QC = 64.49R95.6DL

Place testpoint on H_IERR# with a GND 0.1" away

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

100V_S0

R110 56R2J-4-GP

QC = 64.49R95.6DL

Place testpoint on H_IERR# with a GND 0.1" away

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

100V_S0

R110 56R2J-4-GP

QC = 64.49R95.6DL

Place testpoint on H_IERR# with a GND 0.1" away

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

H_IERR# 6

XDP FOR QUAD CORE CPU

100V_S0

R103 Do Not Stuff

R100 Do Not Stuff

R105 Do Not Stuff

R86 Do Not Stuff

R94 Do Not Stuff

R107 Do Not Stuff

R107 Do Not Stuff

R107 Do Not Stuff

R107 Do Not Stuff

XDP TMS R74 1 54D9R2F-L1-GP

XDP TDI R78 1 54D9R2F-L1-GP

XDP BPM#5 R71 1 54D9R2F-L1-GP

H_CPURST# R106 1 Do Not Stuff

XDP DBRESET# R116 1 Do Not Stuff

XDP TCK R73 1 54D9R2F-L1-GP

XDP TRST# R70 1 54D9R2F-L1-GP

XDP TMS R74 1 54D9R2F-L1-GP

XDP TDI R78 1 54D9R2F-L1-GP

XDP BPM#5 R71 1 54D9R2F-L1-GP

H_CPURST# R106 1 Do Not Stuff

100V_S0

R103 Do Not Stuff

R100 Do Not Stuff

R105 Do Not Stuff

R86 Do Not Stuff

R94 Do Not Stuff

R107 Do Not Stuff

R107 Do Not Stuff

R107 Do Not Stuff

R107 Do Not Stuff

R107 Do Not Stuff

100V_S0

R103 Do Not Stuff

R100 Do Not Stuff

R105 Do Not Stuff

R86 Do Not Stuff

R94 Do Not Stuff

R107 Do Not Stuff

R107 Do Not Stuff

R107 Do Not Stuff

R107 Do Not Stuff

R107 Do Not Stuff

100V_S0

R103 Do Not Stuff

R100 Do Not Stuff

R105 Do Not Stuff

R86 Do Not Stuff

R94 Do Not Stuff

R107 Do Not Stuff

R107 Do Not Stuff

R107 Do Not Stuff

R107 Do Not Stuff

R107 Do Not Stuff

XDP FOR QUAD CORE CPU

100V_S0

R103 Do Not Stuff

R100 Do Not Stuff

R105 Do Not Stuff

R86 Do Not Stuff

R94 Do Not Stuff

R107 Do Not Stuff

R107 Do Not Stuff

R107 Do Not Stuff

R107 Do Not Stuff

XDP TMS R74 1 54D9R2F-L1-GP

XDP TDI R78 1 54D9R2F-L1-GP

XDP BPM#5 R71 1 54D9R2F-L1-GP

H_CPURST# R106 1 Do Not Stuff

XDP DBRESET# R116 1 Do Not Stuff


XDP TCK R73 1 54D9R2F-L1-GP

XDP TRST# R70 1 54D9R2F-L1-GP

XDP TMS R74 1 54D9R2F-L1-GP


XDP TDI R78 1 54D9R2F-L1-GP

XDP BPM#5 R71 1 54D9R2F-L1-GP




H_SWING routing Trace width and Spacing use 10 / 20 mil



H_SWING Resistors and Capacitors close MCH 500 mil (MAX)




H_RCOMP routing Trace width and Spacing use 10 / 20 mil



Place them near to the chip (< 0.5")





HOST






UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.









緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cantiga (6 of 6)

Size


Document Number


Rev

SB

Date: Saturday, December 20, 2008

Sheet 11 of 55





*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail

2mA

2mA

47mA

1.64A

USBPLL=11mA

23mA

80mA

646mA

47mA

1.64A

USBPLL=11mA

23mA

80mA

646mA

47mA

1.64A

USBPLL=11mA

23mA

80mA

646mA

47mA

1.64A

USBPLL=11mA

23mA

80mA

646mA

47mA

1.64A

USBPLL=11mA

23mA

80mA

1.16A

VCC3_3=308mA

212mA

19mA

23mA

41mA

2mA

32mA

32mA

2008.11.27 SB


74.09198.B7F

2nd = 74.09091.I3F


緯創資通 Wistron Corporation
21F, 80, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




DDR3 SOCKET_1



Layout Note : Near Pin 126




Layout Note : Near Pin 1




DY

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wei Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Size	
Document Number	
DDR3 Socket JM70-MV	
Date: Saturday, December 20, 2008	
Sheet 16 of 55	


DDR3 SOCKET_2



Layout Note : Near Pin 126















Layout Note : Near Pin 1




NORMAL TYPE


7 PEG_TXP[15..0] <<< DIS
7 PEG_TXN[15..0] <<< DIS
7 PEG_RXP[15..0] <<< DIS
7 PEG_RXN[15..0] <<< DIS



Layout Note:
Place these resistors
close to the CRT-out
connector




Ferrite bead impedance: 10 ohm@100MHz





Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.

Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




CRT I/F & CONNECTOR



Hsync & Vsync level shift





For System CRT

DDC_CLK & DATA level shift




緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CRT CONN	
Size	Document Number
JM70-MV	
Date	Sheet
Saturday, December 20, 2008	20 of 55

HDMI Connector



SATA Connector




UMA

2008.12.12 SB



Sheet	23	of	55
-------	----	----	----


ODD Connector



UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ODD			
Size	Document Number		Rev
	JM70-MV		SB
Date: Saturday, December 20, 2008		Sheet 24 of 55	


ESATA Connector




UMA

緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title ESATA					
Size A4	Document Number JM70-MV				Rev SB
Date: Saturday, December 20, 2008		Sheet	25	of	55

BLUETOOTH MODULE




EC20 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request




UMA




緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
BLUETOOTH			
Size	Document Number		Rev
	JM70-MV		SB
Date:	Saturday, December 20, 2008	Sheet	26 of 55

USB1 Connector









2008.12.14 SB



Place PLLVDD/AVDDL CKT as close to chip as possible



R349 change to Bead for Transmitter Distortion



2008.12.14 SB


84.00069.B1B
2nd = 84.DCP68.01B

2008.12.08 SB



2nd = 71.05784.M03


- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

LAN Connector





LAN Connector






AUDIO OP AMPLIFIER





2008.12.08 SB

SUBWOOFER CONN.




UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
SUBWOOFER CONN.	
Size	Document Number JM70-MV
Rev	SB
Date:	Saturday, December 20, 2008
Sheet	32 of 55


LINE IN

2008.12.08 SB




MIC IN

2008.12.08 SB




Internal Speaker

2008.12.08 SB




LINE OUT / SPDIF



UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO jack			
Size	Document Number		Rev
	JM70-MV		SB
Date:	Saturday, December 20, 2008	Sheet 33 of	55



MDC 1.5 CONN



2008.11.27 SB




UMA




緯創資通		Wistron Corporation			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
MDC					
Size	Document Number		Rev		
	JM70-MV		SB		
Date:	Saturday, December 20, 2008		Sheet 34 of 55		




Mini1 Card Connector(WLAN) Support debug-card

Mini2 Card Connector(TV tuner)







BIOS



VISHAY CIR Module




GOLDEN FINGER FOR DEBUG BOARD





UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BIOS			
Size	Document Number		Rev
	JM70-MV		SB
Date:	Saturday, December 20, 2008	Sheet 40 of	55

Finger printer





Touch Pad







TP_LOCK key




Note. main with 2nd symbol pin define different





LED



3D3V_AUX_S5



2008.12.14 SB



3D3V_S5
2008.12.08 SB

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	<i>RUN POWER and 3D3V_AUX_S5</i>
-------	---


Size	Document Number	Rev
	JM70-MV	SB

Date: Saturday, December 20, 2008 Sheet 44 of 55


CPU_CORE
ADP3208C




TPS51124
1D5V/1D05V




ISL62392
5V/3D3V




GFX_CORE
ISL6263A




Adapter



DDR 3.0
RT9026 0D75V_S0



Charger ISL88731A



UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size B

Document Number

Rev


SB


Date: Saturday, December 20, 2008

Sheet 45

of






55






$$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$$

$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in}-V_{out}) * V_{out})/V_{in}))$$




	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1 + R2) / R2$ --> PWM mode
 $V_{out} = 0.764V * (R1 + R2) / R2$ --> Skip Mode







Adaptor in to generate DCBATOUT




KB Conn. Test Point keep on connector side



MAIN BATTERY CONNECTOR



BAT1 Conn. Test Point keep on connector side



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD&BTY CONNECTER

Size

Document Number



JM70-MV

Rev



SB

Date: Saturday, December 20, 2008

Sheet 52 of 55




2008.12.16 SB





2008.12.16 SB


DY DY DY DY DY DY DY DY DY



2008.12.16 SB




Check test point



Test Point放在Dimm Door打開可量測處


CCD_DMIC_CN1 Conn. Test Point keep on connector side



BT Conn. Test Point keep on connector side




USB_CN1 Conn. Test Point keep on connector side




SPKR1 Conn. Test Point keep on connector side




KB1 Conn. Test Point keep on connector side




FP test Point keep on connector side




TOUCH PAD Conn. Test Point keep on connector side




LAUN_CN1 Conn. Test Point keep on connector side



PWR_SAVING_CN1 Conn. Test Point keep on connector side



PWR_BT_CN1 Conn. Test Point keep on connector side



UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			AFTE TP
Size	Document Number	Rev	
A3	JM70-MV	SB	
Date:	Saturday, December 20, 2008	Sheet	54 of 55

UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page

HISTORY

Size

Document Number	
-----------------	--

Date: Saturday, December 20, 2008

Saturday, December 20, 2008

JM70-MV

-MV
Sheet 5

5

of

55

Rev	
-----	--

SB
55