


MYALL2 Block Diagram



Project Code	PCB
91.4G901.001	06203-MP

CPU DC/DC ISL6262 37 ~ 38	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 27A

SYSTEM DC/DC MAX8744 35	
INPUTS	OUTPUTS
DCBATOUT	3D3V_S5 5V_S5
APL5331-KAC APL5912-KAC APL5308-25AC 40	
INPUTS	OUTPUTS
1D5V_S5	1D05V_S0
1D8V_S3	1D5V_S0
3D3V_S5	1D5V_S5
3D3V_S0	2D5V_S0
APW7057-KC TPS51100DGQ APL5331-KAC 41	
INPUTS	OUTPUTS
5V_S5	3D3V_S5
5V_S5	1D8V_S3
5V_S5	0D9V
1D8V_S0	1D2V_S0

CHARGER ISL6255 42	
INPUTS	OUTPUTS
DCBATOUT	BT+ 16.8V 3A

PCB Layer Stackup	
L1: Signal 1	
L2: VCC	
L3: Signal 2	
L4: Signal 3	
L5: GND	
L6: Signal 4	

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title BLOCK DIAGRAM	
Size	Document Number MYALL2
Date: Tuesday, April 11, 2006	Sheet 1 of 57

ICH7M Integrated Pull-up and Pull-down Resistors

EE_DIN,EE_DOUT, GNT[3:0], GPIO[25], GNT[4]#/GPIO48, GNT[5]#/GPIO17, PME#, LAD[3:0]#/FWH[3:0]#, LAN_RXD[2:0] LDRQ[0], LDRQ[1]/GPIO[41], PWRBTN#, TP[3]	ICH7 internal 20K pull-ups
DD[7], DDREQ	ICH7 internal 11.5K pull-downs
ACZ_BIT_CLK, ACZ_RST#, ACZ_SDIN[2:0], ACZ_SDOUT,ACZ_SYNC, DPRSLPVR/GPIO16, EE_CS,SPI_ARB, SPI_CLK, SPKR,	ICH7 internal 20K pull-downs
USB[7:0][P,N]	ICH7 internal 15K pull-downs
SATALED#	ICH7 internal 15K pull-up
LAN_CLK	ICH7 internal 100K pull-down

ICH7M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

ICH7M Functional Strap Definitions

Signal	Usage/When Sampled	Comment
ACZ_SDOUT	XOR Chain Entrance/ PCIE Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h)
ACZ_SYNC	PCIE bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
EE_CS	Reserved	This signal should not be pull high.
EE_DOUT	Reserved	This signal should not be pull low.
GNT2#	Reserved	This signal should not be pull low.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT5#/ GPIO17#, GNT4#/ GPIO48	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT5# is MSB, 01-SPI, 10-PCI, 11-LPC.
DPRSLPVR	Reserved	This signal should not be pull high.
GPIO25	Reserved. Rising Edge of RSMRST#.	This signal should not be pull low.
INTVRMEN	Integrated VccSus1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05 VRM when sampled high
LINKALERT#	Reserved	Requires an external pull-up resistor.
REQ[4:1]#	XOR Chain Selection. Rising Edge of PWROK.	TBD, Chapter 8.
SATALED#	Reserved	This signal should not be pull low.
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH7 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.

954305D 27Mhz/LCDCLK Spread and Frequency Selection Table

SS3 Byte9 bit 7	SS2 bit6	SS1 bit5	SS0 bit4	Spread Amount%
0	0	0	0	-0.50 Down
0	0	0	1	-1.00 Down
0	0	1	0	-1.50 Down
0	0	1	1	-2.00 Down
0	1	0	0	-0.75 Down
0	1	0	1	-1.25 Down
0	1	1	0	-1.75 Down
0	1	1	1	-2.25 Down
1	0	0	0	+ -0.25 Center
1	0	0	1	+ -0.5 Center
1	0	1	0	+ -0.75 Center
1	0	1	1	+ -1.0 Center
1	1	0	0	+ -0.25 Center
1	1	0	1	+ -0.5 Center
1	1	1	0	+ -0.75 Center
1	1	1	1	+ -1.0 Center

PCI Routing

	IDSEL	INT -> PIRQ	REQ/GNT
7412	22	A->F, B->B'	0
MiniPCI	21	A/B -> E	1

Calistoga Strapping Signals and Configuration

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 =Mobile CPU(Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal Operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDV0CTRL _DATA	SDVO Present	0 = No SDVO Card present (Default) 1= SDVO Card present

NOTE: All strap signals are sampled with respect to the leading edge of the Calistoga GMCH PWORK in signal.

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Reference

Size

Document Number




Rev

MYALL2








MP

Date: Friday, March 24, 2006

Sheet 2 of 57



PCLK_FWH & PCLK_PCM need equal length



FSC	FSB	FSA	CPU	FSB
0	0	0	266M	X
0	0	1	133M	533M
0	1	0	266M	X
0	1	1	166M	667M
1	0	0	333M	X
1	0	1	166M	X
1	1	0	486M	X
1	1	1	Reserved	X

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Clock Generator ICS954305D

Rev: MYALL2


MP



VCC_CORE_S0

VCC_CORE_S0

U34C



1D05V_S0

Layout Note


1D5V_VCCA_S0

1D5V_S0


1D05V_S0

VCC_CORE_S0

VCC_CORE_S0







U34D



BGA479-SKT6-GPU1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU (2 of 2)	
Size	Document Number	Rev	MP
MYALL2			
Date:	Thursday, March 30, 2006	Sheet	5 of 57



Place them near to the chip (< 0.5")

4 H_D#[63..0] <<< H_D#[63..0]

3 CLK_MCH_BCLK
3 CLK_MCH_BCLK#

H_D#0	F1	H_D#_0
H_D#1	J1	H_D#_1
H_D#2	H1	H_D#_2
H_D#3	J6	H_D#_3
H_D#4	K2	H_D#_4
H_D#5	G1	H_D#_5
H_D#6	G2	H_D#_6
H_D#7	K9	H_D#_7
H_D#8	K1	H_D#_8
H_D#9	K7	H_D#_9
H_D#10	J8	H_D#_10
H_D#11	H4	H_D#_11
H_D#12	J3	H_D#_12
H_D#13	K11	H_D#_13
H_D#14	G4	H_D#_14
H_D#15	T10	H_D#_15
H_D#16	T3	H_D#_16
H_D#17	U7	H_D#_17
H_D#18	U9	H_D#_18
H_D#19	U11	H_D#_19
H_D#20	T11	H_D#_20
H_D#21	W5	H_D#_21
H_D#22	T1	H_D#_22
H_D#23	T8	H_D#_23
H_D#24	T4	H_D#_24
H_D#25	W7	H_D#_25
H_D#26	U5	H_D#_26
H_D#27	W6	H_D#_27
H_D#28	T5	H_D#_28
H_D#29	AB7	H_D#_29
H_D#30	AA9	H_D#_30
H_D#31	W4	H_D#_31
H_D#32	W3	H_D#_32
H_D#33	Y3	H_D#_33
H_D#34	Y7	H_D#_34
H_D#35	W5	H_D#_35
H_D#36	Y10	H_D#_36
H_D#37	AB8	H_D#_37
H_D#38	W2	H_D#_38
H_D#39	AA4	H_D#_39
H_D#40	AA7	H_D#_40
H_D#41	AA2	H_D#_41
H_D#42	AA6	H_D#_42
H_D#43	AA10	H_D#_43
H_D#44	Y8	H_D#_44
H_D#45	AA1	H_D#_45
H_D#46	AB4	H_D#_46
H_D#47	AC9	H_D#_47
H_D#48	AB11	H_D#_48
H_D#49	AC11	H_D#_49
H_D#50	AB3	H_D#_50
H_D#51	AC2	H_D#_51
H_D#52	AD1	H_D#_52
H_D#53	AD9	H_D#_53
H_D#54	AC1	H_D#_54
H_D#55	AD7	H_D#_55
H_D#56	AC6	H_D#_56
H_D#57	AB5	H_D#_57
H_D#58	AD10	H_D#_58
H_D#59	AD4	H_D#_59
H_D#60	AC8	H_D#_60
H_D#61		H_D#_61
H_D#62		H_D#_62
H_D#63		H_D#_63

H_XRCOMP	E1	H_XRCOMP
H_XSCOMP	E2	H_XSCOMP
H_XSWING	E4	H_XSWING
H_YRCOMP	Y1	H_YRCOMP
H_YSCOMP	U1	H_YSCOMP
H_YSWING	W1	H_YSWING

H_CLKIN	AG2	H_CLKIN
H_CLKIN#	AG1	H_CLKIN#

CALISTOGA

HOST

H_A#_3	H9	H_A#3
H_A#_4	C9	H_A#4
H_A#_5	E11	H_A#5
H_A#_6	G11	H_A#6
H_A#_7	E11	H_A#7
H_A#_8	G12	H_A#8
H_A#_9	E9	H_A#9
H_A#_10	H11	H_A#10
H_A#_11	J12	H_A#11
H_A#_12	G14	H_A#12
H_A#_13	D9	H_A#13
H_A#_14	J14	H_A#14
H_A#_15	H13	H_A#15
H_A#_16	J15	H_A#16
H_A#_17	F14	H_A#17
H_A#_18	D12	H_A#18
H_A#_19	C11	H_A#19
H_A#_20	A12	H_A#20
H_A#_21	A13	H_A#21
H_A#_22	E13	H_A#22
H_A#_23	G13	H_A#23
H_A#_24	E12	H_A#24
H_A#_25	B12	H_A#25
H_A#_26	B14	H_A#26
H_A#_27	C12	H_A#27
H_A#_28	A14	H_A#28
H_A#_29	C14	H_A#29
H_A#_30	D14	H_A#30
H_A#_31		H_A#31

H_ADS#	E8	H_ADS#
H_ADSTB#_0	B9	H_ADSTB#_0
H_ADSTB#_1	C13	H_ADSTB#_1
H_VREF	J13	H_VREF
H_BNR#	C6	H_BNR#
H_BPRI#	E6	H_BPRI#
H_BREQ#	C7	H_BREQ#
H_CPURST#	B7	H_CPURST#
H_DBSY#	A7	H_DBSY#
H_DEFER#	C3	H_DEFER#
H_DPWR#	J9	H_DPWR#
H_DRDY#	H8	H_DRDY#
H_VREF_1	K13	H_VREF_1

H_DINV#_0	J7	H_DINV#0
H_DINV#_1	W8	H_DINV#1
H_DINV#_2	U3	H_DINV#2
H_DINV#_3	AB10	H_DINV#3

H_DSTBN#_0	K4	H_DSTBN#0
H_DSTBN#_1	T7	H_DSTBN#1
H_DSTBN#_2	Y5	H_DSTBN#2
H_DSTBN#_3	AC4	H_DSTBN#3

H_DSTBP#_0	K3	H_DSTBP#0
H_DSTBP#_1	T6	H_DSTBP#1
H_DSTBP#_2	AA5	H_DSTBP#2
H_DSTBP#_3	AC5	H_DSTBP#3


H_HIT#	D3	H_HIT#
H_HITM#	D4	H_HITM#
H_LOCK#	B3	H_LOCK#

H_REQ#_0	D8	H_REQ#0
H_REQ#_1	G8	H_REQ#1
H_REQ#_2	B8	H_REQ#2
H_REQ#_3	E8	H_REQ#3
H_REQ#_4	A8	H_REQ#4

H_RS#_0	B4	H_RS#0
H_RS#_1	E6	H_RS#1
H_RS#_2	D6	H_RS#2


H_SLPCPU#	E3	H_SLPCPU#
H_TRDY#	E7	H_TRDY#









KI94501.006









緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		GMCH (1 of 5)	
Size	Document Number	Rev	MP
Date: Thursday, March 30, 2006		Sheet 6 of 57	







POWER




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		GMCH (4 of 5)	
Size	Document Number	Rev	MP
MYALL2			
Date:	Friday, March 24, 2006	Sheet 9 of 57	









PARALLEL TERMINATION






Decoupling Capacitor






LED




LCD/INVERTER CONN



LED BD CONN





CRT I/F & CONNECTOR




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



Hsync & Vsync level shift



DDC_CLK & DATA level shift





TV CONN







緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.


Title			CRT/TV Connector	
Size	Document Number	Rev		MP
Date: Thursday, March 30, 2006			MYALL2	
Sheet			14	of 57








CD-ROM Connector





For HDD & SATA both



HDD Connector






SATA Connector




? 0 Ohms close to SATA2 Connector

Dummy when use IDE


ME : 20.F0777.022





BLUETOOTH MODULE



EC21 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request




1st source: 20.D0197.104











MDC 1.5 CONNECTOR

CHANGE TO AZ





2nd source: 20.F0604.012

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: USB / MDC / BLUETOOTH			
Size	Document Number		Rev
	MYALL2		MP
Date: Thursday, March 30, 2006	Sheet	21	of 57




- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.



B2:YELLOW
A1:ORANGE
A3:GREEN

3D3V_S5 add 0.1u near LAN1 by EMI request



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN CONN

Size

Document Number

Rev

MP

Date

Thursday, March 30, 2006


Sheet

23


of

57



MYALL2



Mini Card Connector




1394 Connector



XD
MS / MS PRO
SD / SD IO / MMC

Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
MINI CARD / 1394 / CARD READER	
Size	Document Number
MYALL2	
Date	Rev
Friday, March 31, 2006	MP

PCMCIA Socket




Cardbus I/F


CBB_D[15..0] <<> CBB_D[15..0] 24,25
CBB_A[25..0] <<> CBB_A[25..0] 24,25

CBB_IORD# 24
CBB_IOWR# 24
CBB_OE# 24
CBB_WE# 25
CBB_REG# 24
CBB_RDY 25
CBB_WP 25
CBB_RESET# 25
CBB_WAIT# 25
CBB_INPACK# 25


CBB_CE1# 24
CBB_CE2# 24
CBB_BVD1# 25
CBB_BVD2# 25
CBB_CD1# 25
CBB_CD2# 25
CBB_VS1# 25
CBB_VS2# 25




Power switch




AUDIO OP AMPLIFIER




LINE IN




LINE OUT



Internal Speaker






MIC IN




緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	AUDIO AMP AND JACK		
Size	Document Number	Rev	MP
MYALL2			
Date: Thursday, March 30, 2006	Sheet 29	of	57






KB3910

A1 for the internal pull-up resistors on XIOCS[F:0] pins==>High=enable, Low=Disable
A4 for DMRP==>High=Disable, Low=Enable
A5 for EMWB==>High=Enable, Low=Disable
GPIO85 for Clock test mode==>High=Test Mode [Low=32KHz clock in normal running(Recommended)]
GPIO86 for DPLL test mode==>High=Test Mode [Low=Normal operation(Recommended)]




VISHAY FIR/CIR Module




Layout Guide:
 (1) FIR_3D3V : 30 mils,
 (2) C583, C581 close
 to U32 Place C581
 ,C583 near Pin1
 and Pin6



Internet Button




Mail Button




Power Button

2nd source: 20.K0185.012

Program Button




E-Button




Internal KeyBoard CONN




CHECK KB SPEC. AND PIN DEFINE




EMI Bypass cap.




Cover Up Switch



TOUCH PAD






2nd source: 62.40009.341




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title				
BUTTONs / KB / TOUCHPAD				
Size	Document Number			Rev
	MYALL2			MP
Date: Thursday, March 30, 2006	Sheet	33	of	57





緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BIOS			
Size	Document Number		Rev
	MYALL2		MP
Date:	Thursday, March 30, 2006	Sheet 34 of	57

Run Power




Aux Power


3D3V_AUX_S5




CPU_CORE
Intersil ISL6262




Max8744 3D3V/5V




ISL6269_VGA_Core 1D0V




0D9V_S3



Charger_ISL6255



Adapter



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Place close to phase 1 choke

Place close to phase 1 choke


When test without cpu, change to 0 ohms

If VCC_SENSE and VSS_SENSE pins have pulled resistors to VCC_CORE_S0
==> Remove R44/R45/R46/R47.

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	CPU Vcore Power_1
Size	Document Number
Rev	MP
Date: Thursday, March 30, 2006	Sheet 37 of 57



Iomax=44A



$$V_{out} = 1V \cdot (R1 + R2) / R2$$

	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 590k/CH2	280k/CH1 430k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1, EN2	Switcher OFF	not use	Switcher ON	Switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	VREG3 on


For TPS51120,
Vout=5V

1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.


Vout=3.3V


1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.

Roc close high side MOS Drain pin



0D9V
Iomax=1A





ACSET Threshold 1.27V typ.
ACSET > 1.29V Max. --> AC
DETECT

VADJ	Cell voltage
VREF	4.41V/cell
Float	4.20V/cell
GND	3.99V/cell


ISOURCE_MAX = (((ACLIM/VREF)*0.05+0.05)/Rsense)
Adaptor is 65W/19V : I_LIMIT = 2.9A (85%)

CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CHARGER ISL6225			
Size	Document Number		Rev
MYALL2		MP	
Date: Thursday, March 30, 2006	Sheet 42	of	57




(Power Team)




Adaptor in to generate DCBATOUT



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
AD/BATT CONN		
Size	Document Number	Rev
	MYALL2	MP
Date: Thursday, March 30, 2006		
Sheet	43	of 57






1D2V Iomax=5A
OCP>12A
Voutsetting=1.2V

NIPPON 220uF ESR=15mohm


$$V_{out} = 0.75V * (R1 + R2) / R2$$





1D05V Iomax=7A
OCP>14A
Voutsetting=1.051V

NIPPON 680uF 2.5V
ESR=13m

$$V_{out} = 0.75V * (R1 + R2) / R2$$



Panasonic V Size 330uF 2V
ESR=9mohm, Iripple=3.0A




<Variant Name>





緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title					
TPS51124 / NVDD/1D2V					
Size	Document Number				Rev
	MYALL2				MF
Date:	Thursday, March 30, 2006		Sheet	45	of 57

	GND	OPEN	V5FILT
TONSEL	239k/CH1 283k/CH2	283k/CH1 346k/CH2	346k/CH1 423k/CH2

















Decoupling for left MEMORY
Place around the MEM




Decoupling for right MEMORY
Place around the MEM







[illegible][illegible]

STRAPS, Mechanical Parts

Hynix256MB :	R364_0	R93_1	R86_1	R91_1
Hynix128MB :	R364_0	R370_0	R86_1	R91_1
Hynix64MB :	R85_1	R370_0	R86_1	R91_1
Infineon256MB :	R364_0	R93_1	R86_1	R369_0
Infineon128MB :	R364_0	R370_0	R86_1	R369_0
Infineon64MB :	R85_1	R370_0	R86_1	R369_0

Bit Signal	Values
MIOA_D1: SUB_VENDOR	0 NO BIOS 1 READ FROM BIOS
MIOB_D0: RAM_CFG_0	0000 RFU 0001 8Mx32 BGA 1.8V 0010 RFU 0011 RFU 0100 4Mx32 BGA 1.8V 0101 RFU 0110 RFU 0111 RFU 0011 16MX16
MIOB_D1: RAM_CFG_1	1000 RFU 1001 RFU 1010 RFU 1011 RFU 1100 RFU 1101 RFU 1110 RFU 1111 RFU
MIOB_D8: RAM_CFG_2	
MIOB_D9: RAM_CFG_3	
MIOB_D2: CRYSTAL_0	00 13.500 MHz 01 14.31818 MHz 10 27.000 MHz 11 UNKNOWN
MIOB_D6: CRYSTAL_1	
MIOA_D7: TV_MODE_0	00 SECAM 01 NTSC 10 PAL 11 CRT
MIOA_D10: TV_MODE_1	
MIOB_D4: PCI_DEVID_0	
MIOB_D5: PCI_DEVID_1	1000 (default 0x00FC)
MIOB_D3: PCI_DEVID_2	
MIOB_D11: PCI_DEVID_3	0111 G72MV
MIOA_D0: PEX_PLL_EN_TERM100	0 ENABLED 1 DISABLED
MIOA_D6: 3GIO_PADCFG_LUT_ADDR[0]	0 DESKTOP 1 MOBILE
MIOA_D8: 3GIO_PADCFG_LUT_ADDR[1]	
MIOA_D9: 3GIO_PADCFG_LUT_ADDR[2]	010 DEFAULT
MIOB_D7: MOBILE_GPIO	0 GPIO_PULLDN 1 GPIO_FLOAT

For MEM strapping, Please use below table:

RAM_CFG[3:0]	Config	FB Bus Width	Definitions
0000	16Mx16 DDR2	64-bit	Elpida
0001	16Mx16 DDR2	64-bit	Samsung
0010	16Mx16 DDR2	64-bit	Infineon
0011	16Mx16 DDR2	64-bit	Hynix
0100	32Mx16 DDR2	64-bit	Elpida
0101	32Mx16 DDR2	64-bit	Samsung
0110	32Mx16 DDR2	64-bit	Infineon
0111	32Mx16 DDR2	64-bit	Hynix

峰創資通

Wistron Corporation

21F, No. 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipet Hsien 221, Taiwan, R.O.C.

TitleG72M STRAPPING

SizeDocument NumberRevMP

Date: Thursday, March 30, 2006Sheet 53of 57

MYALL2

STRAPS, Mechanical Parts

Part	Value	Part	Value
Hynix256MB :	R364_0 R93_1 R86_1 R91_1		
Hynix128MB :	R364_0 R370_0 R86_1 R91_1		
Hynix64MB :	R85_1 R370_0 R86_1 R91_1		
Infineon256MB :	R364_0 R93_1 R86_1 R369_0		
Infineon128MB :	R364_0 R370_0 R86_1 R369_0		
Infineon64MB :	R85_1 R370_0 R86_1 R369_0		

Bit Signal	Values
MIOA_D1: SUB_VENDOR	0 NO BIOS 1 READ FROM BIOS
MIOB_D0: RAM_CFG_0	0000 RFU 0001 8Mx32 BGA 1.8V 0010 RFU 0011 RFU 0100 4Mx32 BGA 1.8V 0101 RFU 0110 RFU 0111 RFU 0011 16MX16
MIOB_D1: RAM_CFG_1	1000 RFU 1001 RFU 1010 RFU 1011 RFU 1100 RFU 1101 RFU 1110 RFU 1111 RFU
MIOB_D8: RAM_CFG_2	
MIOB_D9: RAM_CFG_3	
MIOB_D2: CRYSTAL_0	00 13.500 MHz 01 14.31818 MHz 10 27.000 MHz 11 UNKNOWN
MIOB_D6: CRYSTAL_1	
MIOA_D7: TV_MODE_0	00 SECAM 01 NTSC 10 PAL 11 CRT
MIOA_D10: TV_MODE_1	
MIOB_D4: PCI_DEVID_0	
MIOB_D5: PCI_DEVID_1	1000 (default 0x00FC)
MIOB_D3: PCI_DEVID_2	
MIOB_D11: PCI_DEVID_3	0111 G72MV
MIOA_D0: PEX_PLL_EN_TERM100	0 ENABLED 1 DISABLED
MIOA_D6: 3GIO_PADCFG_LUT_ADDR[0]	0 DESKTOP 1 MOBILE
MIOA_D8: 3GIO_PADCFG_LUT_ADDR[1]	
MIOA_D9: 3GIO_PADCFG_LUT_ADDR[2]	010 DEFAULT
MIOB_D7: MOBILE_GPIO	0 GPIO_PULLDN 1 GPIO_FLOAT

For MEM strapping, Please use below table:

RAM_CFG[3:0]	Config	FB Bus Width	Definitions
0000	16Mx16 DDR2	64-bit	Elpida
0001	16Mx16 DDR2	64-bit	Samsung
0010	16Mx16 DDR2	64-bit	Infineon
0011	16Mx16 DDR2	64-bit	Hynix
0100	32Mx16 DDR2	64-bit	Elpida
0101	32Mx16 DDR2	64-bit	Samsung
0110	32Mx16 DDR2	64-bit	Infineon
0111	32Mx16 DDR2	64-bit	Hynix

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipet Hsien 221, Taiwan, R.O.C.

Title: G72M STRAPPING

Size: Document Number: MYALL2 Rev: MP

Date: Thursday, March 30, 2006 Sheet: 53 of 57

STRAPS, Mechanical Parts

MEMORY TYPE	R364_0	R93_1	R86_1	R91_1
Hynix256MB :	R364_0	R93_1	R86_1	R91_1
Hynix128MB :	R364_0	R370_0	R86_1	R91_1
Hynix64MB :	R85_1	R370_0	R86_1	R91_1

Infineon	R364_0	R93_1	R86_1	R369_0
Infineon256MB :	R364_0	R93_1	R86_1	R369_0
Infineon128MB :	R364_0	R370_0	R86_1	R369_0
Infineon64MB :	R85_1	R370_0	R86_1	R369_0

Detailed schematic showing component values (e.g., 2KR2-GP G72) connected to signals such as MIOA_D1, MIOB_D0, MIOB_D1, MIOB_D8, MIOB_D9, MIOB_D4, MIOB_D5, MIOB_D3, MIOB_D11, MIOA_D0, MIOA_D6, MIOA_D8, MIOA_D9, and MIOB_D7.

Bit Signal Values
MIOA_D1: SUB_VENDOR 0 NO BIOS
 1 READ FROM BIOS

MIOB_D0: RAM_CFG_0 0000 RFU 1000 RFU
 0001 8Mx32 BGA 1.8V 1001 RFU
 0010 RFU 1010 RFU
MIOB_D1: RAM_CFG_1 0011 RFU 1011 RFU
 0100 4Mx32 BGA 1.8V 1100 RFU
 0101 RFU 1101 RFU
MIOB_D8: RAM_CFG_2 0110 RFU 1110 RFU
 0111 RFU 1111 RFU
MIOB_D9: RAM_CFG_3 0011 16MX16

MIOB_D2: CRYSTAL_0 00 13.500 MHz
 01 14.31818 MHz
MIOB_D6: CRYSTAL_1 10 27.000 MHz
 11 UNKNOWN

MIOA_D7: TV_MODE_0 00 SECAM
 01 NTSC
MIOA_D10: TV_MODE_1 10 PAL
 11 CRT

MIOB_D4: PCI_DEVID_0
MIOB_D5: PCI_DEVID_1 1000 (default 0x00FC)
MIOB_D3: PCI_DEVID_2
MIOB_D11: PCI_DEVID_3 0111 G72MV

MIOA_D0: PEX_PLL_EN_TERM100 0 ENABLED
 1 DISABLED

MIOA_D6: 3GIO_PADCFG_LUT_ADDR[0] 0 DESKTOP
MIOA_D8: 3GIO_PADCFG_LUT_ADDR[1]
MIOA_D9: 3GIO_PADCFG_LUT_ADDR[2] 010 DEFAULT

MIOB_D7: MOBILE_GPIO 0 GPIO_PULLDN
 1 GPIO_FLOAT

For MEM strapping, Please use below table:

RAM_CFG[3:0]	Config	FB Bus Width	Definitions
0000	16Mx16 DDR2	64-bit	Elpida
0001	16Mx16 DDR2	64-bit	Samsung
0010	16Mx16 DDR2	64-bit	Infineon
0011	16Mx16 DDR2	64-bit	Hynix
0100	32Mx16 DDR2	64-bit	Elpida
0101	32Mx16 DDR2	64-bit	Samsung
0110	32Mx16 DDR2	64-bit	Infineon
0111	32Mx16 DDR2	64-bit	Hynix

峰創資通

Wistron Corporation
21F, No. 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title G72M STRAPPING

Size Document Number MYALL2

Rev MP

Date: Thursday, March 30, 2006 Sheet 53 of 57

