


MYALL Block Diagram (Ref. rename from 12/6)

Project Code: 91.4G501.001
PCB: 05244-Rev.



Alviso Strapping Signals and Configuration

page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = Reserved 001 = FSB533 010 = FSB800 011-111 = Reversed
CFG[3:4]	Reversed	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	DDR I / DDR II	0 = DDR II 1 = DDR I
CFG7	CPU Strap	0 = Prescott 1 = Dothan (Default)
CFG[8:11]	Reversed	
CFG[12:13]	XOR/ALL Z test Straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[14:15]	Reversed	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Reversed	
CFG18	CPU core VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	CPU VTT Select	0 = 1.05V (Default) 1 = 1.2V
CFG20	Reversed	
SDVOCRTL_DATA	SDVO Present	0 = No SDVO device present (Default) 1= SDVO device present

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH PWORK In signal.

PCI Routing

	IDSEL	IRQ	REQ/GNT
1410	25	B.F.G	0
MiniPCI	21	F	1
LAN	23	E	2

ICH6-M Integrated Pull-up and Pull-down Resistors

ICH6-M EDS 14308 0.8V1

ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, GNT[5]/GPO[17], GNT[6]/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]/FB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR, EE_CS,	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDREQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs

ICH6-M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Memo

Size A3

Document Number


Rev

Date: Friday, February 10, 2006

Sheet 2 of 52





SA

MYALL



VCC_CORE_S0

VCC_CORE_S0



62.10079.001
<connector>
<CHANGE>


Layout Note:

VCCSENSE and VSSSENSE lines should be of equal length.

Layout Note:
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.

U31D

BGA479-SKT6-GPU1




<Core Design>

<connector>
62.10079.001
<CHANGE>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			CPU (2 of 2)		
Size A3	Document Number		MYALL		Rev SA
Date:	Friday, February 10, 2006		Sheet 5	of 52	



Place them near to the chip


4 H_D#[63..0]

<<<>>>




710GMCH.08U


U35A



<<<>>> H_A#[31..3] 4

<Core Design>





71.0GMCH.08U

71.0GMCH.08U

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			GMCH (3 of 5)		
Size	Document Number		Rev		
A3	MYALL		SA		
Date:	Friday, February 10, 2006		Sheet	8	of 52

Route ASSATVB6 gnd from GMCH to decoupling cap ground lead and then connect to the gnd plane

VCC 1D05_S0 for low speed graphic clock.1D5V_S0 for high speed clock.default use 1D05V_S0

POWER

Layout Notes: VSSA_CRTDAC
Route caps within 250mil of Alvisto. Route FB within 3" of Alvisto.


Route VSSA_CRTDAC gnd from GMCH to decoupling cap ground lead and then connect to the gnd plane.



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			GMCH (4 of 5)	
Size	Document Number	Rev		SA
A3	MYALL	9		52
Date:	Friday, February 10, 2006	Sheet	9	of 52






<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
Size			SA
Custom			SA
Date: Friday, February 10, 2006			Sheet 11 of 52


PARALLEL TERMINATION




Decoupling Capacitor




LED



LCD/INVERTER CONN




SC MYALL CHANGE 2006.01.11



LED BD CONN

2005/11/11 add R between connector and LED signal




ALL DIS 0206
R357;R359

DY DY DY DY DY DY

C457C459C471C467C458C458
SC1000P50V3JN-GP SC1000P50V3JN-GP SC1000P50V3JN-GP
SC1000P50V3JN-GP SC1000P50V3JN-GP
3V_S0 SC1000P50V3JN-GP CAP_LED# /
SC1000P50V3JN-GP NIM_LED# /

```
NUM_LED# 7
IDE_LED# DY
1000p near
LEDBD1 BY EMI
REQUEST
```



<Core Design>

SC MYALL

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

[illegible]**LCD CONN & LED**Size
A3

Document Number	
-----------------	--


MYALL

SA

Date: Friday, February 10, 2006

Sheet 13 of 52

CRT CONNECTOR



Layout Note:
Place above caps within
100 mils of ICH near F27, P27, AB27

Layout Note:
Place near pin AA19

Layout Note:
IOE decoupling

Layout Note:
PCI decoupling

Place within 100
mils of ICH
near pin AG5

Place within 100
mils of ICH
near pin AG9

Place within 100
mils of ICH

Place within 100
mils of ICH
near E26, E27

Place within 100
mils of ICH
pin AG10

Place within 100
mils of ICH
pin AE1

Place within 100
mils of ICH
pin A13

Place within 100
mils of ICH
pin Y7

Place within 100
mils of ICH pin

Layout Note:
Distribute in PCI section
near pin A2-A6 near D1-H1

Place both
within 100 mils
of ICH near D27

Layout Note:
Place near AB18

Place within 100
mils of ICH

Layout Note:
Place near AG23

Place within 100
mils of ICH
pin A17


ALL NO STUFF Caps do
not have layout
requirements but if
layout allows then place
next to ICH6

*Within a given well, 5VREF needs to be up before the
corresponding 3.3V rail


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
ICH6-M (3 of 4)			
Size A3	Document Number MYALL	Rev SA	
Date: Friday, February 10, 2006	Sheet 17	of 52	




U61D		
F27	VSS	VSS
Y6	VSS	VSS
Y27	VSS	VSS
Y26	VSS	VSS
Y23	VSS	VSS
W7	VSS	VSS
W25	VSS	VSS
W24	VSS	VSS
W23	VSS	VSS
W1	VSS	VSS
Y4	VSS	VSS
Y27	VSS	VSS
Y26	VSS	VSS
Y23	VSS	VSS
U25	VSS	VSS
U24	VSS	VSS
U23	VSS	VSS
U15	VSS	VSS
U13	VSS	VSS
T7	VSS	VSS
T27	VSS	VSS
T26	VSS	VSS
T23	VSS	VSS
T16	VSS	VSS
T15	VSS	VSS
T14	VSS	VSS
T13	VSS	VSS
T1	VSS	VSS
T1	VSS	VSS
R4	VSS	VSS
R25	VSS	VSS
R24	VSS	VSS
R23	VSS	VSS
R17	VSS	VSS
R16	VSS	VSS
R15	VSS	VSS
R14	VSS	VSS
R13	VSS	VSS
R12	VSS	VSS
R11	VSS	VSS
P22	VSS	VSS
P17	VSS	VSS
P15	VSS	VSS
P14	VSS	VSS
P13	VSS	VSS
P12	VSS	VSS
N7	VSS	VSS
N17	VSS	VSS
N16	VSS	VSS
N15	VSS	VSS
N14	VSS	VSS
N13	VSS	VSS
N12	VSS	VSS
N11	VSS	VSS
N1	VSS	VSS
M4	VSS	VSS
M27	VSS	VSS
M26	VSS	VSS
M23	VSS	VSS
M16	VSS	VSS
M15	VSS	VSS
M14	VSS	VSS
M13	VSS	VSS
M12	VSS	VSS
L25	VSS	VSS
L24	VSS	VSS
L23	VSS	VSS
L15	VSS	VSS
L13	VSS	VSS
K7	VSS	VSS
K27	VSS	VSS
K26	VSS	VSS
K23	VSS	VSS
K1	VSS	VSS
J4	VSS	VSS
J25	VSS	VSS
J24	VSS	VSS
J23	VSS	VSS
H27	VSS	VSS
H26	VSS	VSS
H23	VSS	VSS
G9	VSS	VSS
G7	VSS	VSS
G21	VSS	VSS
G12	VSS	VSS
G1	VSS	VSS
F4	VSS	VSS
F22	VSS	VSS
F19	VSS	VSS
F17	VSS	VSS
E25	VSS	VSS
E19	VSS	VSS
E18	VSS	VSS
E15	VSS	VSS
E14	VSS	VSS
D7	VSS	VSS
D22	VSS	VSS
D20	VSS	VSS
D18	VSS	VSS
D14	VSS	VSS
D13	VSS	VSS
D10	VSS	VSS
D1	VSS	VSS
C4	VSS	VSS
C22	VSS	VSS
C20	VSS	VSS
C18	VSS	VSS
C14	VSS	VSS
B25	VSS	VSS
B24	VSS	VSS
B23	VSS	VSS
B21	VSS	VSS
B19	VSS	VSS
B15	VSS	VSS
B13	VSS	VSS
AG7	VSS	VSS
AG3	VSS	VSS
AG22	VSS	VSS
AG20	VSS	VSS
AG17	VSS	VSS
AG12	VSS	VSS
AG1	VSS	VSS
AF7	VSS	VSS
AF3	VSS	VSS
AF26	VSS	VSS
AF12	VSS	VSS
AF10	VSS	VSS
AF1	VSS	VSS
AE7	VSS	VSS
AE6	VSS	VSS
AE25	VSS	VSS
AE21	VSS	VSS
AE2	VSS	VSS
AE12	VSS	VSS
AE11	VSS	VSS
AE10	VSS	VSS
AD6	VSS	VSS
AD24	VSS	VSS
AD2	VSS	VSS
AD18	VSS	VSS
AD15	VSS	VSS
AD10	VSS	VSS
AD1	VSS	VSS
AC6	VSS	VSS
AC3	VSS	VSS
AC26	VSS	VSS
AC24	VSS	VSS
AC23	VSS	VSS
AC22	VSS	VSS
AC12	VSS	VSS
AC10	VSS	VSS
AB9	VSS	VSS
AB7	VSS	VSS
AB2	VSS	VSS
AB19	VSS	VSS
AB10	VSS	VSS
AB1	VSS	VSS
AA4	VSS	VSS
AA16	VSS	VSS
AA13	VSS	VSS
AA11	VSS	VSS
A9	VSS	VSS
A7	VSS	VSS
A4	VSS	VSS
A26	VSS	VSS
A23	VSS	VSS
A21	VSS	VSS
A19	VSS	VSS
A15	VSS	VSS
A12	VSS	VSS
A1	VSS	VSS






HDD Connector


USB PORT



MYALL SB CHANGE TO 100U*2 FROM 150U.






BLUETOOTH MODULE








MDC 1.5 CONNECTOR




CHANGE TO AZ



EC38 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request




Right side



Rear side


<Core Design>				Rear Side	
		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
USB / MDC / BLUETOOTH					
Size A3	Document Number				Rev
MYALL				SA	
Date:	Friday, February 10, 2006	Sheet	21	of	52






16,24,28 PCI_C/BE#[3..0] <<<

16,24,28 PCI_AD[31..0] <<<

SC MYALL CHANGE 2006.01.11



EEPROM LED OPTION USE '01'
(DEFINED IN SPEC)
=> LED0 : ACT
=> LED1 : LINK
(BOTH 10/100 AND GIGA CHIP)




GIGALAN: RTL8110SBL
10/100 LAN:RTL8100C

<Core Design>



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: RTL8100CL		
Size: A3	Document Number: MYALL	Rev: SA
Date: Friday, February 10, 2006	Sheet: 22	of 52

10/100M Lan Transformer






LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.




B2:YELLOW
A1:ORANGE
A3:GREEN


3D3V_S5 add 0.1u near LAN1 by EMI request



16,22,28 PCI_AD[31..0]



16,22,28 PCI_C/BE#[3..0]



16,22,28 PCI_FRAME#

16,22,28 PCI_IRDY#

16,22,28 PCI_TRDY#

16,22,28 PCI_STOP#

16,22,28 PCI_DEVSEL#

16,22,28 PCI_PERR#

16,22,28 PCI_SERR#

16,22,28 PCI_PAR

16,22,28 PCI_CLK

16,22,28 PCIRST1#

16,22,28 PCI_GNT#0

16,22,28 PCI_GNT#1

16,22,28 PCI_REQ#0

16,22,28 PCI_REQ#1

16,22,28 PCI_CLK

16,22,28 PCIRST1#

16,22,28 PCI_GNT#0

16,22,28 PCI_GNT#1

16,22,28 PCI_REQ#0

16,22,28 PCI_REQ#1

16,22,28 PCI_CLK

16,22,28 PCIRST1#

16,22,28 PCI_GNT#0

16,22,28 PCI_GNT#1

16,22,28 PCI_REQ#0

16,22,28 PCI_REQ#1

16,22,28 PCI_CLK









16,22,28 PCIRST1#

16,22,28 PCI_GNT#0


16,22,28 PCI_GNT#1

16,22,28 PCI_REQ#0



16,22,28 PCI_REQ#1




PCMCIA Socket




Cardbus I/F




Power switch



Mini Card Connector






<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
AZALIA CODEC - ALC883			
Size	Document Number		Rev
Custom	MYALL		SA
Date:	Friday, February 10, 2006	Sheet 26 of	52


AUDIO OP AMPLIFIER

MYALL SB


DELETE GAP




LINE IN




LINE OUT




Internal Speaker



MIC IN



EC
MYALL SC CHANGE TO 22U FROM 68U






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			AUDIO AMP AND JACK	
Size	Document Number	MYALL		Rev SA
Date	Friday, February 10, 2006	Sheet	27	of 52

16,22,24 PCI_AD[31..0]



<<<



<Core Design>




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			MINI-PCI	
Size	Document Number	MYALL		Rev
A3				SA
Date:	Friday, February 10, 2006	Sheet	28	of 52




KB3910

SC MYALL



Place near K/B Connector (TOP side)






A1 for the internal pull-up resistors on XIOCS[F:0] pins==>High=enable, Low=Disable
 A4 for DMRS==>High=Disable, Low=Enable
 A5 for EMWB==>High=Enable, Low=Disable
 GPIO85 for Clock test mode==>High=Test Mode, Low=32KHz Clock in normal running(Recommended)
 GPIO86 for DPLL test mode==>High=Test Mode, Low=Normal operation(Recommended)

LAUNCH BD CONN

Internet Button


Mail Button




Power Button

2nd source: 20.K0185.012

Program Button




POWER LED FOR BUTTON SIDE



MAIL LED FOR BUTTON SIDE

E-Button




Internal KeyBoard CONN




CHECK KB SPEC. AND PIN DEFINE

Cover Up Switch





TOUCH PAD



2nd source: 62.40009.341

EMI Bypass cap.




>>> KBC_D[0..7] 29

TOP VIEW


A15 (B1)
A14 (B2)
:
:
A2 (B14)
A1 (B15)

(BOTTOM VIEW)

GOLDEN FINGER FOR DEBUG BOARD




Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46




PLCC32 Socket P/N:

U2762.10054.051SOCKET

7,16,18,25,29,42,47 PLT_RST1#
15,29 LPC_LFRAME#
3 PCLK_FWH
15 FWH_INIT#



Board ID



Planar ID(2,1,0)

SA:
SB:
-1 :


Keyboard matrix (from vendor)

	US	Jap	Eur	Other
Low Bit	MATRIXID1#	1	1	0
High Bit	MATRIXID2#	1	0	1


<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BIOS ROM			
Size	Document Number	Rev	
A3	MYALL	SA	
Date: Friday, February 10, 2006		Sheet 31 of	52


Run Power



PWRGD for NB and SB



PWRGD to Turn on CPU_Core_Power



MYALL SC

SC MYALL


SC MYALL

Aux Power

3D3V_AUX_S5

1 MYALL DIS 0206

1 MYALL DIS 0206




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	RUN POWER and 3D3V_AUX_S5		
Size	Document Number	Rev	SA
A3	MYALL		
Date:	Tuesday, February 14, 2006	Sheet 32 of 52	


CPU_CORE ISL6218CV





TPS51120 5V/3D3V




FAN5234_VGA_Core 1D0V or 1D20V



Charger_ISL6255





Adapter



<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Power Diagram			
Size A3	Document Number	Rev	SA
	MYALL		
Date: Friday, February 10, 2006	Sheet 33 of 52		





$$V_{out} = 1V \cdot (R1 + R2) / R2$$

For TPS51120,
Vout=5V


1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
 2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
 3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.
- Vout=3.3V
1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
 2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
 3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			TPS51120 / 3D3V / 5V	
Size	Document Number		Rev	
A3	MYALL		SC	
Date: Friday, February 10, 2006		Sheet 35 of 52		

$I_{oc} = 40\mu A \cdot R_{oc} / R_{ds}$
 R_{oc} close high side MOS Drain pin




$$V_{out} = 0.8V(1 + R_{out}/R_{gnd})$$

0D9V



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			APW7057 / 1D8V/0D9V
Size	Document Number	Rev	
A3		SA	
Date: Friday, February 10, 2006			Sheet 37 of 52



CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S

VADJ	Cell voltage
VREF	4.41V/cell
Float	4.20V/cell
GND	3.99V/cell

ISOURCE_MAX = (((ACLIM/VREF)*0.05+0.05)/Rsense)
 Adaptor is 65W/19V : I_LIMIT = 2.9A (85%)

Page update by David 11/21/2005

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Core Design>

CHARGER ISL6225

Size A3

Document Number

MYALL

SA

Date: Friday, February 10, 2006


Sheet 38 of 52

delete 3S2P_I circuit





(Power Team)

Adaptor in to generate DCBATOUT



SC MYALL CHANGE ME RALPH 2..6.01.11




29 AD_OFF >>>




DY
D18
PZM24NB1




BATTERY CONNECTOR




Page update by David 11/21/2005









Page 40 of the EMI of capacitor and spring, can delete first by EMI request





 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
TPS51124 / NVDD/1D2V	
Size A3	Document Number MYALL
Date: Friday, November 10, 2006	Sheet 41 of 52 Rev SC











Spread Spectrum



<Core Design>

緯創資通		Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: ROM, Spread Spectrum			
Size	Document Number	Rev	
Custom	MYALL	SA	
Date:	Friday, February 10, 2006	Sheet	48 of 52



STRAPS, Mechanical Parts




Bit Signal		Values
MIOA_D1:	SUB_VENDOR	0 NO BIOS 1 READ FROM BIOS
MIOB_D0:	RAM_CFG_0	0000 RFU 0001 8Mx32 BGA 1.8V 0010 RFU 0011 RFU
MIOB_D1:	RAM_CFG_1	0000 4Mx32 BGA 1.8V 0101 RFU 0110 RFU 0111 RFU
MIOB_D8:	RAM_CFG_2	0011 16MX16 1101 RFU 1111 RFU
MIOB_D9:	RAM_CFG_3	
MIOB_D2:	CRYSTAL_0	00 13.500 Mhz 01 14.31818 Mhz 10 27.000 Mhz 11 UNKNOWN
MIOB_D6:	CRYSTAL_1	
MIOA_D7:	TV_MODE_0	00 SECAM 01 NTSC
MIOA_D10:	TV_MODE_1	10 PAL 11 CRT
MIOB_D4:	PCI_DEVID_0	
MIOB_D5:	PCI_DEVID_1	1000 (default 0x00FC)
MIOB_D3:	PCI_DEVID_2	
MIOB_D11:	PCI_DEVID_3	0111 G72MV
MIOA_D0:	PEX_PLL_EN_TERM100	0 ENABLED 1 DISABLED
MIOA_D6:	3GIO_PADCFG_LUT_ADDR[0]	0 DESKTOP 1 MOBILE
MIOA_D8:	3GIO_PADCFG_LUT_ADDR[1]	
MIOA_D9:	3GIO_PADCFG_LUT_ADDR[2]	010 DEFAULT
MIOB_D7:	MOBILE_GPIO	0 GPIO_PULLDOWN 1 GPIO_FLOAT

For MEM strapping, Please use below table,

CFG[3:0]	Config	FB Bus Width	Definitions
0000	16Mx16 DDR2	64-bit	Elpida
0001	16Mx16 DDR2	64-bit	Samsung
0010	16Mx16 DDR2	64-bit	Infineon
0011	16Mx16 DDR2	64-bit	Hynix



CHECK NC?



MYALL SB DELETE TESTPAD



MYALL SB ADD TESTPAD



PLACE NEAR BALLS PLACE NEAR GPU

<Core Design>

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title MEMORY IF 1

Size Custom Document Number MYALL Rev SA

Date: Friday, February 10, 2006 Sheet 50 of 52

