

























# ZD1(CHAPALA) SYSTEM BLOCK DIAGRAM






The diagram shows the timing of various CPU (HOST) signals. The signals are listed on the left, and their corresponding waveforms are shown on the right. The signals are:

- H\_A# [16:3]**: Address bus signals H\_A#3 through H\_A#16.
- H\_ADSTB0#**: Address strobe signal.
- H\_REQ# [4:0]**: Request bus signals H\_REQ#0 through H\_REQ#4.
- H\_A# [35:17]**: Address bus signals H\_A#17 through H\_A#35.
- H\_ADSTB1#**: Address strobe signal.
- H\_A20M#**: Address bus signal.
- H\_FERR#**: Error signal.
- H\_IGNNE#**: Ignored next error signal.
- H\_STPCLK# R#**: Stop clock signal.
- H\_INTR**: Interrupt signal.
- H\_NMI**: Non-maskable interrupt signal.
- H\_SMI#**: System management interrupt signal.

The diagram shows the timing of these signals relative to each other. The signals are grouped into four main sections, each with a blue trace for H\_A# [16:3] and a red trace for H\_A# [35:17]. The signals are connected to the CPU (HOST) via a bus.



### CPU Thermal monitor

The schematic diagram illustrates a CPU Thermal monitor circuit. It features two comparators, Q25 (RHU002N06) and Q26 (RHU002N06), which compare MBDCLK and MBDA signals against a 3V reference. The outputs of these comparators are connected to the SCL and SDA pins of a MAX6657 I2C temperature sensor (U24). The sensor is also connected to a 3V supply via a 10K resistor (R363) and to ground. The sensor's ALERT# pin is connected to a 3V supply via a 10K resistor (R362) and to the THERM\_ALERT# signal. The sensor's VCC pin is connected to a 3V supply via a 10K resistor (R361) and to ground. The sensor's SDA pin is connected to a 3V supply via a 10K resistor (R360) and to ground. The sensor's SCL pin is connected to a 3V supply via a 10K resistor (R357) and to ground. The sensor's DXP pin is connected to a 3V supply via a 10K resistor (R356) and to ground. The sensor's DXN pin is connected to a 3V supply via a 10K resistor (R355) and to ground. The sensor's GND pin is connected to ground. The sensor's address is 98H. The sensor's output is connected to the H\_THERMDA and H\_THERMDC signals. The sensor is also connected to a 3V supply via a 10K resistor (R363) and to ground. The sensor's VCC pin is connected to a 3V supply via a 10K resistor (R361) and to ground. The sensor's SDA pin is connected to a 3V supply via a 10K resistor (R360) and to ground. The sensor's SCL pin is connected to a 3V supply via a 10K resistor (R357) and to ground. The sensor's DXP pin is connected to a 3V supply via a 10K resistor (R356) and to ground. The sensor's DXN pin is connected to a 3V supply via a 10K resistor (R355) and to ground. The sensor's GND pin is connected to ground. The sensor's address is 98H. The sensor's output is connected to the H\_THERMDA and H\_THERMDC signals.

<31,32> MBDCLK

<31,32> MBDA

<14,17> THERM\_ALERT#

<30> CPUFAN#\_ON

Q25 RHU002N06

Q26 RHU002N06

R360 10K\_4

R361 10K\_4

R357 200

R362 \*0.4

R363 \*10K.4

U24 MAX6657 ADDRESS: 98H

SCLK VCC

SDA DXP

ALERT# DXN

OVER# GND

C517 .1U\_4

C518 2200P\_4

LM86VCC

H\_THERMDA

H\_THERMDC

check list

Layout Note: Routing 10:10 mils and away from noise source with ground gard

<7,14,34> DELAY\_VR\_PWRGOOD

+1.05V

R56 56.2/F\_4

PM\_THRMTRIP#

Q3 FDV301N

R55 \*10K\_4

D4 \*BAS316

C39 \*1U

Q4 MMBT3904

SYS\_SHDN# <33>

PM\_THRMTRIP# <7,12>

<CRB & Design guide>  
Layout Note: Thermal trip should connect to ICH8 & GMCH without T-ing (ZS1 default NC)

XDP\_TMS R44 39/F\_4

XDP\_TDI R42 150/F\_4

XDP\_BPM#5 R47 \*54.9/F\_4

XDP\_TDO R45 54.9/F\_4


XDP\_TCK R54 27/F\_4

XDP\_TRST# R46 680/F\_4

+1.05V


Schematic diagram of the XDP pin connections for the ATmega328P. The diagram shows five pins connected to a +1.05V supply and one pin connected to ground. Each connection includes a resistor (R44, R42, R47, R45, R54, R46) and a capacitor (39/F, 150/F, \*54.9/F, 54.9/F, 27/F, 680/F).

| Pin       | Resistor | Capacitor | Connection |
|-----------|----------|-----------|------------|
| XDP_TMS   | R44      | 39/F      | +1.05V     |
| XDP_TDI   | R42      | 150/F     | +1.05V     |
| XDP_BPM#5 | R47      | *54.9/F   | +1.05V     |
| XDP_TDO   | R45      | 54.9/F    | +1.05V     |
| XDP_TCK   | R54      | 27/F      | +1.05V     |
| XDP_TRST# | R46      | 680/F     | Ground     |



# CPU(Power)

VCC\_CORE




<Check list>  
Option1:330U\*6(ESR=1.5m ohm aggregate , ESL=0.8nH/6) and 22U\*20(ESR=3mohm typ/20 , ESL=0.6nH/20)  
Option2:330U\*6(ESR=1.5m ohm aggregate , ESL=1.8nH/6) and 22U\*32(ESR=3mohm typ/32 , ESL=0.6nH/32)


| U22C |          |          |                |
|------|----------|----------|----------------|
| A7   | VCC[001] | VCC[068] | AB20           |
| A9   | VCC[002] | VCC[069] | AB7            |
| A10  | VCC[003] | VCC[070] | AC7            |
| A12  | VCC[004] | VCC[071] | AC9            |
| A13  | VCC[005] | VCC[072] | AC12           |
| A15  | VCC[006] | VCC[073] | AC13           |
| A17  | VCC[007] | VCC[074] | AC15           |
| A18  | VCC[008] | VCC[075] | AC17           |
| A20  | VCC[009] | VCC[076] | AC18           |
| B7   | VCC[010] | VCC[077] | AD7            |
| B9   | VCC[011] | VCC[078] | AD9            |
| B10  | VCC[012] | VCC[079] | AD10           |
| B12  | VCC[013] | VCC[080] | AD12           |
| B14  | VCC[014] | VCC[081] | AD15           |
| B15  | VCC[015] | VCC[082] | AD14           |
| B17  | VCC[016] | VCC[083] | AD17           |
| B18  | VCC[017] | VCC[084] | AD18           |
| B20  | VCC[018] | VCC[085] | AE3            |
| C9   | VCC[019] | VCC[086] | AE10           |
| C10  | VCC[020] | VCC[087] | AE12           |
| C12  | VCC[021] | VCC[088] | AE13           |
| C13  | VCC[022] | VCC[089] | AE15           |
| C15  | VCC[023] | VCC[090] | AE17           |
| C17  | VCC[024] | VCC[091] | AE18           |
| C18  | VCC[025] | VCC[092] | AE20           |
| D9   | VCC[026] | VCC[093] | AE9            |
| D10  | VCC[027] | VCC[094] | AE10           |
| D12  | VCC[028] | VCC[095] | AE12           |
| D14  | VCC[029] | VCC[096] | AE14           |
| D15  | VCC[030] | VCC[097] | AE15           |
| D17  | VCC[031] | VCC[098] | AE17           |
| D18  | VCC[032] | VCC[099] | AE18           |
| E7   | VCC[033] | VCC[100] | AF20           |
| E9   | VCC[034] |          |                |
| E10  | VCC[035] | VCCP[01] | G21 CPU_G21    |
| E12  | VCC[036] | VCCP[02] | V6 CPU_V6      |
| E13  | VCC[037] | VCCP[03] |                |
| E15  | VCC[038] | VCCP[04] | K6             |
| E17  | VCC[039] | VCCP[05] | M6             |
| E18  | VCC[040] | VCCP[06] | J21            |
| E20  | VCC[041] | VCCP[07] | K21            |
| F7   | VCC[042] | VCCP[08] | M21            |
| F9   | VCC[043] | VCCP[09] | N21            |
| F10  | VCC[044] | VCCP[10] | N6             |
| F12  | VCC[045] | VCCP[11] | R21            |
| F14  | VCC[046] | VCCP[12] | R6             |
| F15  | VCC[047] | VCCP[13] | T21            |
| F17  | VCC[048] | VCCP[14] | T6             |
| F18  | VCC[049] | VCCP[15] | V21            |
| F20  | VCC[050] | VCCP[16] | W21            |
| AA7  | VCC[051] |          |                |
| AA9  | VCC[052] | VCCA[01] | B26 +VCCA_PROC |
| AA10 | VCC[053] | VCCA[02] | C26            |
| AA12 | VCC[054] |          |                |
| AA13 | VCC[055] |          |                |
| AA15 | VCC[056] | VID[0]   | AD6            |
| AA17 | VCC[057] | VID[1]   | AF5            |
| AA18 | VCC[058] | VID[2]   | AE5            |
| AA20 | VCC[059] | VID[3]   | AE4            |
| AB9  | VCC[060] | VID[4]   | AE3            |
| AB10 | VCC[061] | VID[5]   | AE2            |
| AB12 | VCC[062] | VID[6]   |                |
| AB14 | VCC[063] |          |                |
| AB15 | VCC[064] | VCCSENSE | AE7            |
| AB17 | VCC[065] |          |                |
| AB18 | VCC[066] | VSSSENSE | AE7            |
| AB18 | VCC[067] |          |                |

Merom Ball-out Rev 1a


<REV.NO. 0.5/REF.NO.19343>  
Ivcc Max 52A  
Ivccp Max 6A(VCCP supply before Vcc stable)  
Max 2A(VCCP supply after Vcc stable)  
Ivcca Max 130mA



<CRB>  
R for test only  
R75 CPU\_G21  
R63 CPU\_V6  
0.4  
0.4








<CRB>  
.01U near to B26 ball  
R368  
0






| U22D |          |          |     |
|------|----------|----------|-----|
| A4   | VSS[001] | VSS[082] | P21 |
| A8   | VSS[002] | VSS[083] | P24 |
| A11  | VSS[003] | VSS[084] | P24 |
| A14  | VSS[004] | VSS[085] | R2  |
| A16  | VSS[005] | VSS[086] | R22 |
| A19  | VSS[006] | VSS[087] | R25 |
| A23  | VSS[007] | VSS[088] | T1  |
| AF2  | VSS[008] | VSS[089] | T4  |
| B6   | VSS[009] | VSS[090] | T21 |
| B8   | VSS[010] | VSS[091] | T26 |
| B11  | VSS[011] | VSS[092] | U3  |
| B13  | VSS[012] | VSS[093] | U21 |
| B16  | VSS[013] | VSS[094] | U24 |
| B19  | VSS[014] | VSS[095] | V2  |
| B21  | VSS[015] | VSS[096] | V5  |
| B24  | VSS[016] | VSS[097] | V25 |
| C5   | VSS[017] | VSS[098] | W1  |
| C8   | VSS[018] | VSS[099] | W2  |
| C11  | VSS[019] | VSS[100] | W4  |
| C14  | VSS[020] | VSS[101] | W23 |
| C16  | VSS[021] | VSS[102] | Y2  |
| C19  | VSS[022] | VSS[103] | Y3  |
| C2   | VSS[023] | VSS[104] | Y6  |
| C22  | VSS[024] | VSS[105] | Y21 |
| C25  | VSS[025] | VSS[106] | Y24 |
| D1   | VSS[026] | VSS[107] | Y26 |
| D4   | VSS[027] | VSS[108] | Y28 |
| D8   | VSS[028] | VSS[109] | Y29 |
| D11  | VSS[029] | VSS[110] | Y31 |
| D13  | VSS[030] | VSS[111] | Y32 |
| D16  | VSS[031] | VSS[112] | Y33 |
| D19  | VSS[032] | VSS[113] | Y34 |
| D23  | VSS[033] | VSS[114] | Y35 |
| D26  | VSS[034] | VSS[115] | Y36 |
| E3   | VSS[035] | VSS[116] | Y37 |
| E6   | VSS[036] | VSS[117] | Y38 |
| E8   | VSS[037] | VSS[118] | Y39 |
| E11  | VSS[038] | VSS[119] | Y40 |
| E14  | VSS[039] | VSS[120] | Y41 |
| E16  | VSS[040] | VSS[121] | Y42 |
| E19  | VSS[041] | VSS[122] | Y43 |
| E21  | VSS[042] | VSS[123] | Y44 |
| E24  | VSS[043] | VSS[124] | Y45 |
| F5   | VSS[044] | VSS[125] | Y46 |
| F8   | VSS[045] | VSS[126] | Y47 |
| F11  | VSS[046] | VSS[127] | Y48 |
| F13  | VSS[047] | VSS[128] | Y49 |
| F16  | VSS[048] | VSS[129] | Y50 |
| F19  | VSS[049] | VSS[130] | Y51 |
| F2   | VSS[050] | VSS[131] | Y52 |
| F22  | VSS[051] | VSS[132] | Y53 |
| F25  | VSS[052] | VSS[133] | Y54 |
| G4   | VSS[053] | VSS[134] | Y55 |
| G1   | VSS[054] | VSS[135] | Y56 |
| G23  | VSS[055] | VSS[136] | Y57 |
| G26  | VSS[056] | VSS[137] | Y58 |
| H3   | VSS[057] | VSS[138] | Y59 |
| H6   | VSS[058] | VSS[139] | Y60 |
| H21  | VSS[059] | VSS[140] | Y61 |
| H24  | VSS[060] | VSS[141] | Y62 |
| J2   | VSS[061] | VSS[142] | Y63 |
| J5   | VSS[062] | VSS[143] | Y64 |
| J22  | VSS[063] | VSS[144] | Y65 |
| K1   | VSS[064] | VSS[145] | Y66 |
| K4   | VSS[065] | VSS[146] | Y67 |
| K11  | VSS[066] | VSS[147] | Y68 |
| K23  | VSS[067] | VSS[148] | Y69 |
| K26  | VSS[068] | VSS[149] | Y70 |
| L3   | VSS[069] | VSS[150] | Y71 |
| L6   | VSS[070] | VSS[151] | Y72 |
| L21  | VSS[071] | VSS[152] | Y73 |
| L24  | VSS[072] | VSS[153] | Y74 |
| M2   | VSS[073] | VSS[154] | Y75 |
| M5   | VSS[074] | VSS[155] | Y76 |
| M22  | VSS[075] | VSS[156] | Y77 |
| M25  | VSS[076] | VSS[157] | Y78 |
| N1   | VSS[077] | VSS[158] | Y79 |
| N4   | VSS[078] | VSS[159] | Y80 |
| N23  | VSS[079] | VSS[160] | Y81 |
| N26  | VSS[080] | VSS[161] | Y82 |
| P3   | VSS[081] | VSS[162] | Y83 |
|      |          | VSS[163] | Y84 |

Merom Ball-out Rev 1a












H\_A#[35:32] are not supported in Calero Interposer  
Crestline support 36 bit address



## Strapping table

All strap are sampled with respect to the leading edge of the GMCH power ok signal  
CFG[17:3] have internal pull-up  
CFG[18:19] have internal pull-down  
Any CFG signal strapping option not list below should be left NC pin

| Pin Name      | Strap Description                  | Configuration                                                                                                         |
|---------------|------------------------------------|-----------------------------------------------------------------------------------------------------------------------|
| CFG[2:0]      | FSB Frequency Select               | 010 = FSB 800MHz<br>011 = FSB 667MHz                                                                                  |
| CFG[4:3]      | Reserved                           |                                                                                                                       |
| CFG5          | DMI X2 Select                      | 0 = DMI X2<br>1 = DMI X4 (Default)                                                                                    |
| CFG6          | Reserved                           |                                                                                                                       |
| CFG7          | CPU Strap                          | 0 = Reserved<br>1 = Mobile CPU (Default)                                                                              |
| CFG8          | Low Power PCI Express              | 0 = Normal mode<br>1 = Low Power mode                                                                                 |
| CFG9          | PCI Express Graphics Lane Reversal | 0 = Reserved Lanes<br>1 = Normal operation (Default)                                                                  |
| CFG[11:10]    | Reserved                           |                                                                                                                       |
| CFG[13:12]    | XOR/ ALLZ/ Clock Un gating         | 00 = Clock gating disable<br>01 = ALL-Z Mode Enable<br>10 = XOR Mode Enable<br>11 = Normal Coperation (Default)       |
| CFG[15:14]    | Reserved                           |                                                                                                                       |
| CFG16         | FSB Dynamic ODT                    | 0 = Dynamic ODT disable<br>1 = Dynamic ODT Enable (Default)                                                           |
| CFG[18:17]    | Reserved                           |                                                                                                                       |
| CFG19         | DMI Lane Reversal                  | 0 = Normal operation<br>1 = Reverse Lanes (Default)                                                                   |
| CFG20         | SDVO/PCIe concurrent               | 0 = Only SDVO or PCIe x1 is operation (Default)<br>1 = SDVO and PCIe x1 are operating simultaneously via the PEG port |
| SDVO_CTRLDATA | SDVO Present                       | 0 = No SDVO Card present (Default)<br>1 = SDVO Card Present                                                           |





INTEL FAE suggest PD for external graphics


**PROJECT : ZD1**  
**Quanta Computer Inc.**

|       |                            |               |
|-------|----------------------------|---------------|
| Size  | Document Number            | Rev           |
|       | GMCH (STRAPPING/OTHER 3/7) | B             |
| Date: | Monday, December 11, 2006  | Sheet 7 of 38 |


# NB(Memory controller)





**NB(Power-1)**




## NB(Power-2)








## RTC



## SB Strap




## HDA





|                                                                                                                                                             |                                           |                 |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|-----------------|
|  <div> <div>PROJECT : ZD1</div> <div>Quanta Computer Inc.</div> </div> |                                           |                 |
| Size                                                                                                                                                        | Document Number<br><b>ICH8M HOST(1/4)</b> | Rev<br><b>B</b> |
| Date:                                                                                                                                                       | Monday, December 11, 2006                 | Sheet 12 of 38  |

## SB-PCI



SB-GPIO

<FAE>  
CRB STP\_CPU# PU is no stuff.  
CRB STP\_CPU# always keeps high to ensure ME alive in M1 state.  
(CLK, MCH, BCLK# must keep alive to make ME work)  
I think there will be update for this design.  
I suggest you to keep PU and 0Ω isolation resistors for this signal.






No Reboot strap



|          |                                   |
|----------|-----------------------------------|
| HDA_SPKR | Low = Default<br>High = No Reboot |
|----------|-----------------------------------|

XOR Chain Entrance Strap


| ICH_RSV0 | HDA_SDOUT | Description                |
|----------|-----------|----------------------------|
| 0        | 0         | RSVD                       |
| 0        | 1         | Enter XOR Chain            |
| 1        | 0         | Normal operation(Default)  |
| 1        | 1         | Set PCIe port config bit 1 |



| Board ID | ID3 | ID2 | ID1 | ID0 |
|----------|-----|-----|-----|-----|
|          | 0   | 0   | 0   | 0   |
|          | 0   | 0   | 0   | 1   |
|          | 0   | 0   | 1   | 0   |
|          | 0   | 0   | 1   | 1   |
|          | 0   | 1   | 0   | 0   |




INTEL FAE (08/17)  
"Add RSMRST# isolation (important!!! See ww22 Santa Rosa MoW)"












**PROJECT : ZD1**  
**Quanta Computer Inc.**

Size: Document Number: **ICH8M GPIO(3/4)** Rev: B

Date: Monday, December 11, 2006 Sheet: 14 of 38













<26> MXM\_SPDIF\_OUT EV@0.4 R297 SPDIF\_MXM


change from 10k to 4.7k, NV suggestion. on 10/20




LVDS






## CRT Select




## CRT CONNECTOR AND ESD





## TV Out (SVHS) MiniDIN 7-pin




## LAN





RJ45-11




CAMERA MODULE CONNECTOR




BLUETOOTH MODULE CONNECTOR




CIR




2nd FAN



MINI-Card



3G/TV MINI CARD






**PROJECT : ZD1**





**Quanta Computer Inc.**

| Size  | Document Number                        | Rev            |
|-------|----------------------------------------|----------------|
|       | <b>MINI PCI-E card/3G/TV/Media Key</b> | <b>B</b>       |
| Date: | Monday, December 11, 2006              | Sheet 22 of 38 |


New card





NEW CARD'S POWER SWITCH




LID SWITCH




HDMI




SATA HDD1




SATA HDD2




ODD (PATA)



# USB




# HOLES







Speaker Amplifier




SYSTEM LINE IN/SUBWOOFER



SYSTEM LINE OUT/SPDIF





MIC




INT MIC array






## DIAMOND-LAKE ASIC



PLACE AS CLOSE AS POSSIBLE TO DIAMOND-LAKE ASIC.


STUFF: INDICATES A 2KB VIRTUAL PAGE => 256MB  
DESTUFF: INDICATES A 4KB VIRTUAL PAGE => 512MB & 1024MB



PLACE CLOSE TO NAND FLASH

## INTEL NAND FLASH

PLACEMENT NOTE:  
PLACE TERMINATION RESISTORS  
AT 10% TO 25% DISTANCE FROM  
NAND FLASH.




LAYOUT NOTE:  
ANY VIA ADDED BENEATH THE NAND FLASH  
NEEDS TO HAVE A SOLDERMASK ON IT.





PROJECT : ZD1  
Quanta Computer Inc.



















**PROJECT : ZD1**  
**Quanta Computer Inc.**

|       |                           |                |
|-------|---------------------------|----------------|
| Size  | Document Number           | Rev            |
|       | <b>+1.5V / +2.5V</b>      | <b>B</b>       |
| Date: | Monday, December 11, 2006 | Sheet 35 of 38 |





**PROJECT : ZD1**  
**Quanta Computer Inc.**

[illegible][illegible]