


VER : 1A

BOM P/N Description

ZR7 SYSTEM BLOCK DIAGRAM

BOM MARK


IV@ INT VGA
EV@ DISCRETE
SW@ SW VGA
11P@ N11P VGA
11M@ N11P VGA
11EP@ N11P + N11E VGA
3D@ N11E VGA +3D
ES@ N11X+SW VGA
CSP@ Option P/N (ARD&R D)
VSP@ Option P/N (GPU/ VRAM)




BOM Option Table

Reference	Description
IV@	for UMA only SKU
SW@	for Switchable Graphic only SKU
SP@	special case component
*	do not stuff

GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BI/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable


Thermal Follow Chart



CLK GEN.




CPU_CLK select




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus




CLK Enable




 Quanta Computer Inc. PROJECT : ZR7		Rev 3B
Size	Document Number Clock Generator	
Date: Monday, February 22, 2010	Sheet 3 of 49	


AR@ --> ARD CPU
CF@ --> CFD CPU




Thermaltrip protect




VTT PWR_Good



Processor pull-up



JTAG MAPPING



Scan Chain (Default)	STUFF -> R535, R538, R528 NO STUFF -> R536, R534
CPU Only	STUFF -> R538, R536 NO STUFF -> R535, R534, R528
GMCH Only	STUFF -> R534, R528 NO STUFF -> R535, R536, R538




Quanta Computer Inc.

PROJECT : ZR7

Size	Document Number	Rev
	ARRANDALE/CLARKSFIELD 1/4	3E
Date	Monday, February 22, 2010	Sheet 4 of 49


ARRANDALE/CLARKSFIELD PROCESSOR (DDR3)



ARRANDALE/CLARKSFIELD PROCESSOR (POWER)



CF@ --> CFD CPU

ARRANDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)



ARRANDALE/CLARKSFIELD PROCESSOR (GND)

ARRANDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)




Processor Strapping


	1	0	DEFAULT
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled	1
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed	1
CFG4 (Embedded Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port	1
The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.			

VTT Rail Values are
Arrandale VTT=1.05V
Clarksville VTT=1.1V

Use reverse type




RTC Circuitry




1/7 Change P/N by ME.

HDA Bus




PCH SPI

10/29 Modify P/N to 2M
12/7 Modify P/N to 4M




HDA_SYNC (PCH strap pin)
Internal weak pull-down
VCCVRM=>+1.8V (default)
external pull-up
VCCVRM=>+1.5V



PCH Strap Pin Configuration Table-1


INTVRMEN	Integrated 1.05V VRM Enable / Disable	1 = Integrated VRM is enabled 0 = Integrated VRM is disabled	+VCCRTC - R695 330K 6 PCH INVRMEN
SPI_MOSI	TPM Functionality Disable	1 = Enabled 0 = Disabled	+3V - R618 1K 4 SPI SI R
SPKR	Reboot option at power-up	0 = Default Mode (Internal weak Pull-down) 1 = No Reboot Mode with TCO Disabled	+3V - R611 1K 4 SPI SI R
HDA_DOCK_EN #GPIO33	Flash Descriptor Security Override	0 = Flash Descriptor Security will be overridden 1 = Security measure defined in the Flash Descriptor will be enabled.	PCH GPIO33 - R370 1K 4 +3V
GNT0#, GNT1#	Boot BIOS Strap	(0,0) = LPC (0,1) = Reserved NAND (1,0) = PCI (1,1) = SPI	10 PCH_GNT0# - R360 1K 4 10 PCH_GNT1# - R363 1K 4
GNT2# #GPIO53	ESI Strap (Server Only)	ESI compatible mode is for server platforms only	10,23 PWM_SELECT# - R364 1K 4
GNT3# #GPIO55	Top-Block Swap Override	0 = Top Block Swap Mode 1 = Default Mode (Internal pull-up)	10 PCH_GNT3# - R628 10K 4
NV_ALE	Intel® Anti-Theft Technology HDD Data Protection (Intel AT-D) Enable	1 = Enabled 0 = Disabled (Default)	10 NV_ALE - R296 1K 4 +1.8V
NV_CLE	DMI Termination Voltage	DMI termination voltage. Weak internal pull-up. Do not pull low.	10 NV_CLE - R295 1K 4 +1.8V
GPIO8	Reserved	This signal has a weak internal pull up. NOTE: This signal should not be pulled low	11 RSV_GPIO8 - R380 10K 4 +3V_S5
GPIO15	Reserved	0 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality	11 CR_WAKE# - R341 1K 4 +3V_S5
GPIO27	On-Die PLL Voltage Regulator <internal weak pull-up>	0 = Disables the VccVRM. 1 = Enables the internal VccVRM to have a clean supply for analog rails.	11 PCH_GPIO27 - R324 10K 4

IV@ --> iGPU only
EV@ --> dGPU only
SW@ --> iGPU & dGPU Switch




IV@ --> iGPU only
EV@ --> dGPU only
SW@ --> iGPU & dGPU Switch
ES@ --> External VGA SKU


IBEX PEAK-M (GPIO, VSS_NCTF, RSVD)




GPU RST#



GPIO Pull-up/Pull-down




EV@ --> dGPU only



100

11/19 Modify.




11/26 Modify.

11/19 Modify.



SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------

GPI057 stuff PD and not stuff PU for Intel suggestion at 6/1



IV@ --> iGPU only

ES@ --> External VGA SKU

Integrated Clock Chip Enable	
RSV_GPI08	High = Disable Low = Enable



Quanta Computer Inc.
PROJECT : ZR7

IBEX PEAK-M (GND)

U40H		
AB16	VSS[0]	
AA19	VSS[1]	VSS[80] AK30
AA20	VSS[2]	VSS[81] AK31
AA22	VSS[3]	VSS[82] AK32
AM19	VSS[4]	VSS[83] AK34
AA24	VSS[5]	VSS[84] AK35
AA26	VSS[6]	VSS[85] AK38
AA28	VSS[7]	VSS[86] AK43
AA30	VSS[8]	VSS[87] AK46
AA31	VSS[9]	VSS[88] AK49
AA32	VSS[10]	VSS[89] AK5
AB11	VSS[11]	VSS[90] AK8
AB15	VSS[12]	VSS[91] AL2
AB23	VSS[13]	VSS[92] AM11
AB31	VSS[14]	VSS[93] BB44
AB32	VSS[15]	VSS[94] AD24
AB39	VSS[16]	VSS[95] AM20
AB43	VSS[17]	VSS[96] AM22
AB47	VSS[18]	VSS[97] AM24
AB5	VSS[19]	VSS[98] AM26
AB8	VSS[20]	VSS[99] AM28
AC2	VSS[21]	VSS[100] RA42
AC32	VSS[22]	VSS[101] AM30
AD11	VSS[23]	VSS[102] AM31
AD12	VSS[24]	VSS[103] AM32
AD16	VSS[25]	VSS[104] AM34
AD23	VSS[26]	VSS[105] AM35
AD30	VSS[27]	VSS[106] AM38
AD31	VSS[28]	VSS[107] AM39
AD32	VSS[29]	VSS[108] AM42
AD34	VSS[30]	VSS[109] AU20
AD42	VSS[31]	VSS[110] AM46
AD46	VSS[32]	VSS[111] AV22
AD49	VSS[33]	VSS[112] AM49
AD7	VSS[34]	VSS[113] AM7
AE2	VSS[35]	VSS[114] AA50
AE4	VSS[36]	VSS[115] BB10
AE12	VSS[37]	VSS[116] AN32
Y13	VSS[38]	VSS[117] AN50
AH49	VSS[39]	VSS[118] AN52
AI4	VSS[40]	VSS[119] AP12
AF35	VSS[41]	VSS[120] AP42
AP13	VSS[42]	VSS[121] AP46
AN34	VSS[43]	VSS[122] AP49
AE45	VSS[44]	VSS[123] AP5
AF46	VSS[45]	VSS[124] AP8
AF49	VSS[46]	VSS[125] AR2
AE5	VSS[47]	VSS[126] AR52
AE8	VSS[48]	VSS[127] AT11
AG2	VSS[49]	VSS[128] BA12
AG52	VSS[50]	VSS[129] AH48
AH11	VSS[51]	VSS[130] AT32
AH15	VSS[52]	VSS[131] AT36
AH16	VSS[53]	VSS[132] AT41
AH24	VSS[54]	VSS[133] AT47
AH32	VSS[55]	VSS[134] AT7
AV18	VSS[56]	VSS[135] AV12
AH43	VSS[57]	VSS[136] AV16
AH47	VSS[58]	VSS[137] AV20
AH7	VSS[59]	VSS[138] AV24
AJ19	VSS[60]	VSS[139] AV30
AJ2	VSS[61]	VSS[140] AV34
AJ20	VSS[62]	VSS[141] AV38
AJ22	VSS[63]	VSS[142] AV42
AJ26	VSS[64]	VSS[143] AV46
AJ28	VSS[65]	VSS[144] AV49
AJ32	VSS[66]	VSS[145] AV5
AJ34	VSS[67]	VSS[146] AV8
AT5	VSS[68]	VSS[147] AW14
AJ4	VSS[69]	VSS[148] AW18
AK12	VSS[70]	VSS[149] AW2
AM41	VSS[71]	VSS[150] BF9
AN19	VSS[72]	VSS[151] AW32
AK26	VSS[73]	VSS[152] AW36
AK22	VSS[74]	VSS[153] AW40
AK23	VSS[75]	VSS[154] AW52
AK28	VSS[76]	VSS[155] AY11
	VSS[77]	VSS[156] AY43
	VSS[78]	VSS[157] AY47
	VSS[79]	VSS[158]

IbexPeak-M_R1P0

U40I

AY7	VSS[159]	VSS[259] H49
B11	VSS[160]	VSS[260] H5
B15	VSS[161]	VSS[261] J24
B19	VSS[162]	VSS[262] K11
B23	VSS[163]	VSS[263] K43
B31	VSS[164]	VSS[264] K47
B35	VSS[165]	VSS[265] K7
B39	VSS[166]	VSS[266] L14
B43	VSS[167]	VSS[267] L18
B47	VSS[168]	VSS[268] L2
B7	VSS[169]	VSS[269] L22
BG12	VSS[170]	VSS[270] L32
BB12	VSS[171]	VSS[271] L36
BB16	VSS[172]	VSS[272] L40
BB20	VSS[173]	VSS[273] L52
BB24	VSS[174]	VSS[274] M12
BB30	VSS[175]	VSS[275] M16
BB34	VSS[176]	VSS[276] M20
BB38	VSS[177]	VSS[277] M38
BB42	VSS[178]	VSS[278] M34
BB49	VSS[179]	VSS[279] M38
BB5	VSS[180]	VSS[280] M42
BC10	VSS[181]	VSS[281] M46
BC14	VSS[182]	VSS[282] M49
BC18	VSS[183]	VSS[283] M5
BC2	VSS[184]	VSS[284] M8
BC22	VSS[185]	VSS[285] N24
BC32	VSS[186]	VSS[286] P11
BC36	VSS[187]	VSS[287] AD15
BC40	VSS[188]	VSS[288] P22
BC44	VSS[189]	VSS[289] P30
BC52	VSS[190]	VSS[290] P32
BH9	VSS[191]	VSS[291] P34
BD48	VSS[192]	VSS[292] P42
BD49	VSS[193]	VSS[293] P46
BD5	VSS[194]	VSS[294] P47
BE12	VSS[195]	VSS[295] R2
BE16	VSS[196]	VSS[296] R52
BE20	VSS[197]	VSS[297] T12
BE24	VSS[198]	VSS[298] T41
BE30	VSS[199]	VSS[299] T46
BE34	VSS[200]	VSS[300] T49
BE38	VSS[201]	VSS[301] T5
BE42	VSS[202]	VSS[302] T8
BE46	VSS[203]	VSS[303] U30
BE50	VSS[204]	VSS[304] U32
BE6	VSS[205]	VSS[305] U34
BE8	VSS[206]	VSS[306] P38
BE3	VSS[207]	VSS[307] V11
BE49	VSS[208]	VSS[308] P16
BF51	VSS[209]	VSS[309] V19
BG18	VSS[210]	VSS[310] V20
RG24	VSS[211]	VSS[311] V22
BG4	VSS[212]	VSS[312] V30
BC50	VSS[213]	VSS[313] V31
BH11	VSS[214]	VSS[314] V32
BH15	VSS[215]	VSS[315] V34
BH19	VSS[216]	VSS[316] V35
BH23	VSS[217]	VSS[317] V38
BH31	VSS[218]	VSS[318] V43
BH35	VSS[219]	VSS[319] V45
BH39	VSS[220]	VSS[320] V46
BH43	VSS[221]	VSS[321] V47
BH47	VSS[222]	VSS[322] V49
BA12	VSS[223]	VSS[323] V5
C12	VSS[224]	VSS[324] V7
C50	VSS[225]	VSS[325] V8
D51	VSS[226]	VSS[326] W2
E12	VSS[227]	VSS[327] W52
E16	VSS[228]	VSS[328] Y11
E20	VSS[229]	VSS[329] Y12
E24	VSS[230]	VSS[330] Y15
E30	VSS[231]	VSS[331] Y19
E34	VSS[232]	VSS[332] Y23
E38	VSS[233]	VSS[333] Y28
E42	VSS[234]	VSS[334] Y30
E46	VSS[235]	VSS[335] Y31
E48	VSS[236]	VSS[336] Y32
E49	VSS[237]	VSS[337] Y38
E6	VSS[238]	VSS[338] Y43
E8	VSS[239]	VSS[339] Y46
E5	VSS[240]	VSS[340] P49
G10	VSS[241]	VSS[341] Y5
G14	VSS[242]	VSS[342] Y6
G18	VSS[243]	VSS[343] Y8
G2	VSS[244]	VSS[344] P24
G22	VSS[245]	VSS[345] T43
G32	VSS[246]	VSS[346] AD51
G36	VSS[247]	VSS[347] ATR
G40	VSS[248]	VSS[348] AD47
G44	VSS[249]	VSS[349] I47
G52	VSS[250]	VSS[350] AT12
AE39	VSS[251]	VSS[351] AM6
H16	VSS[252]	VSS[352] AT13
H20	VSS[253]	VSS[353] AM5
H34	VSS[254]	VSS[354] AK45
H38	VSS[255]	VSS[355] AK39
H42	VSS[256]	VSS[356] AV14
	VSS[257]	
	VSS[258]	




IbexPeak-M_R1P0






Quanta Computer Inc.

PROJECT : ZR7




Size	Document Number	Rev
	IBEX PEAK-M 6/6	3B
Date:	Monday, February 22, 2010	Sheet 13 of 49

DIMM A0

DIMM A1 4D@ --> 4 SO-DIMM







DIMM B1 4D@ --> 4 SO-DIMM



 Quanta Computer Inc. PROJECT : ZR7				
Size	Document Number			Rev
	N11P-GE (PCIE I/F) 1/5			3B
Date:	Monday, February 22, 2010	Sheet	16	of 49


ES@ --> External VGA SKU
VSP@ --> Operation P/N (VGA)




ES@ --> External VGA SKU
VSP@ --> Operation P/N (VGA)

Thermal Sensor

NS	none
WINDBOND	AL83L771K02
GMT	AL000780003




- +3V VDD33
- +1.05V PEX_VDD
- V_CORE NVVDD
- +1.8V IFPAB_IOVDD
- +1.5V FBVDDQ




VSP@ --> Operation P/N (VGA-VRAM)

CHANNEL A: 256MB/512MB DDR3



11EP@ --> N11P/N11E-GE1 Setting
VSP@ --> Operation P/N (VGA-VRAM CH:B N11P/N11E only)

CHANNEL B: 256MB/512MB DDR3




CRT Switch

SW@ -> iGPU & dGPU Switch


IV@ -> iGPU only

EV@ -> dGPU only


S	Yn	dGPU_SELECT#	Output
0	EV	L	EV_LVDS/CRT
1	IV	H	INT_LVDS/CRT




CRT




LVDS Switch




Brightness




LVDS




LCD_ON (LCD Power)



Backlight Control



CCD & MIC



iGPU HDMI LEVEL SHIFTER


IV@ --> iGPU only

EV@ --> dGPU only


ES@ --> External VGA SKU

SW@ --> iGPU & dGPU Switch


CSP@ --> Operation P/N



SDVO I2C Control




GPU Switchable Graphic HDMI source



ESD Protect



12/29 Delete U15, U16, U18.

HDMI connector




Giga-LAN AR8151


10/26 Add



AR8151
5X5mm
40-Pin QFN



10/26 Modify






Quanta Computer Inc.

PROJECT : ZR7


GLAN BCM57780

Size	Document Number	Rev
		3B
Date:	Monday, February 22, 2010	Sheet 25 of 49

TRANSFORMER



RJ45




Quanta Computer Inc.

PROJECT : ZR7


Size	Document Number	Rev
	LAN Transformer and RJ45	3B

Check LED signal. (active high or low)


H=5.6mm




MAIN SATA HDD




EE RETURN-PATH CAPACITORS




ODD (SATA)




ODD POWER(ODD)




MIC



Internal Speaker




HP/SPDIF




 Quanta Computer Inc. PROJECT : ZR7		Rev 3B
Size	Document Number	
AMP /AUDIO JACK CONN		
Date:	Monday, February 22, 2010	Sheet 30 of 49


CARD READER Controller




4 IN 1 CARD READER (MMC)




POWER BOARD CONN(UIF)




LED




SW /B




USB



BLUETOOTH CONNECTOR





USB/B




Quanta Computer Inc.
PROJECT : ZR7

Size Document Number **USB/ BT** Rev 3B
Date: Monday, February 22, 2010 Sheet 33 of 49





EC(KBC)



I/O ADDRESS SETTING(KBC)


SHBM=0: Enable shared memory with host BIOS

HBM


3G_EN R255 10K 4

1/13 Confirm by vendor mail :
Disabled (*) if using FWH device on LPC.
Enabled (O) if using SPI flash for both system BIOS and EC firmware


SM BUS PU(KBC)




ACER ID(KBC)




SPI FLASH(KBC)



HWPG(KBC)




POWER-ON Switch(KBC)



INTERNAL KEYBOARD STRIP SET(KBC)





[PWM]
PR71, PR72, PR73, PR74, PR75, PR76, and PR77 deleted

11/16 Modify PUS footprint.

Close to Phase 1 Inductor

5/12 Change pr24 rom 2.87K to 2.8K

Parallel

Load Line setting to 2mV/A

5/12 un-stuff PC76,PR140

5/12 Change pr144 from 10K to 1.91K

5/12 Change pc92 rom 0.33u.4 to 0.22u.6
5/12 stuff pc26 0.068u.6

5/12 Change pr34 rom 1K to 1.24K

Panasonic
ERT-J1VR103J

Close to Phase 1 Inductor

8/4 EMI request


8/4 EMI request

changed on 11/19

changed on 11/19

[PWM]

SP@ --> Operation P/N



CSP@ --> Operation P/N (ARD&CFD)

SP@ BOM change notice

Arrandale (1.05V) R1 = 4.02K (CS24023F928)
Clarksfield(1.1V) R1 = 4.75K (CS24753F919)

$$TON=3.85p*RTON*Vout/(Vin-0.5)$$

$$Frequency=Vout/(Vin*TON)$$


$$TON=3.85p*1M*1/(Vin-0.5)$$

$$Frequency=1/(0.0036767)=272K$$


A01718 Rdson=3~4.3mOhm

$$L(ripple\ current) \\ = (19-1.05)*1.05/(1u*272k*19) \\ \sim 3.64A$$


$$4.3m*18=RILIM*20uA \\ RILIM=3.87K \text{ --- } 3.92K$$



2/11 Add C930-C934 by monitor test.




[PWM]



V2@ --> Two Phase dGPU only
 EV@ --> External VGA SKU
 SW@ --> iGPU & dGPU Switch
 11M@ --> N11M-GE1 Seting


11/16 Change VGPU_CORE to two phase solution.



Int_VGA [PWM]



AR@ --> ARD CPU



11/16 Change PU6 footprint by SMT.



DCR=1.6~1.8mOhm
Load Line=7mV/A
1.6m*0.6168=0.986m
0.986m/.49K=396p
392p*2*8.87K=7.63m
OCP
20u/2*2.49K=24.9m
24.9m/0.6168=40.3m
40.3m/1.6m=25.2A

ES@ --> External VGA SKU
SW@ --> iGPU & GPU Switch





For EC control thermal protection (output 3.3V)

Thermal protection

 Quanta Computer Inc. PROJECT : ZR7		
Size	Document Number	Rev
	Thermal Protection	3B
Date:	Monday, February 22, 2010	Sheet 46 of 49


V1@ --> One Phase dGPU only
 EV@ --> External VGA SKU
 SW@ --> iGPU & dGPU Switch
 11M@ --> N11M-GE1 Setting
 11P@ --> N11P-GE1 Setting

SW@ --> iGPU & GPU Switch
 EV@ --> GPU only

11M@ --> N11M-GE1 Setting

VID2
 19,43 GPU_VID2


10/20 Modify Power table
 10/22 Power CKT updated




Frequency(PR220=200K) 300K

Changed VID table

VID1	VID2	+VGPU_CORE	
GPU_VID1	GPU_VID2	+VGPU_CORE	
0	0	1.035V	N11M
1	0	0.95V	N11E/N11P
0	1	0.85V	
1	1	0.8V	





Model		REV	CHANGE LIST	MODEL	ZR7	
				FROM	To	
ZR7 MB	2A	11/2	Page33 Change CN10 P/N by PDC.	1A	2A	
		11/5	Page9 change R338 and R594 to 10K ohm by checklist.	1A	2A	
		11/5	Page10 Add R699 connect XTAL25.IN to Gnd on EV sku and stuff Xtal components by checklist.	1A	2A	
		11/5	Page12 un-stuff R318 and del C499 and add R698 contact VCCLAN to GND by checklist.	1A	2A	
		11/9	Page32 change W/L LED signal to control by EC.	1A	2A	
		11/9	Page36 Add Ec pin10/112 for W/L LED control by EC.	1A	2A	
		11/12	Page35 PR90,PQ22 no stuff.	1A	2A	
		11/12	Page45 Add PR243,PR244 for option.	1A	2A	
		11/16	Page23 CN5 Add LVDS signal to two channel and change CN3 to 8pin conn.	1A	2A	
		11/16	Page43 GPU VCORE power change to two phase solution.	1A	2A	
		11/16	Page27 Add CN12 8pin conn for Touch Screen by ME.	1A	2A	
		11/16	Page44 Change P06 footprint by SMT.	1A	2A	
		11/16	Page45 Change PL13 footprint to CHOKE-PCMC063T-3R39N-NB4 by SMT.	1A	2A	
		11/16	Page39 Change PUB footprint to qfn40-5x5-4-42p-0.75h-smt by SMT.	1A	2A	
		11/16	Page37 Change PU3 footprint to QFN28-5X5-5-33P-SMT by SMT.	1A	2A	
		11/18	Page10 Delete R597, C444,C445 for cancel 36 function.	1A	2A	
		11/18	Page30 R368,R393 modify from 47ohm to 56ohm by Realtek.	1A	2A	
		11/18	Page11 Change B0A80-1D0-2 to B0A80-1D1-3.	1A	2A	
		11/18	Page11 Change DP107 to B0A80-1D0 and Reserve R439 PD.	1A	2A	
		11/18	Page16 Add D23 to connect to dGPU_PWRON on EV sku.	1A	2A	
		11/18	Page9 Change P/N follow ZR7B that use right angle connector.	1A	2A	
		11/18	Page27 Reserve C919, CN22 for NV IR signals on B-test.	1A	2A	
		11/19	Page3 Change U39 PN to AL903197002 by vendor.	1A	2A	
		11/19	Page31 Change CN9 footprint & P/N follow ZR7B.	1A	2A	
		11/19	Page27 Add R697 for WI-FI.	1A	2A	
		11/19	Page11 Add R422, R440 to dGPU_PWRON.R and stuff R321 on EV sku.	1A	2A	
		11/19	Page23 Modify CN5 pin define.	1A	2A	
		11/20	Page43 Add PR124 on EV sku.	1A	2A	
		11/20	Page12-14 Change core logic cap .1uF CHA10032B35 to CHA102K1B03 by SMT.	1A	2A	
		11/20	Page45 del 36 power circuit.	1A	2A	
		11/20	Page34 del HOLE10,Add HOLES,HOLE6,HOLE7,HOLE9,HOLE11,HOLE12,HOLE14,HOLE15,HOLE17,HOLE18,HOLE20,HOLE24,HOLE25,HOLE26,HOLE30 P/N	1A	2A	
		11/25	Page10 Q26, change to unstuff , Add R700,R701 0 ohm for S3 leakage	1A	2A	
		11/25	Page29 C151 change to CC7343 package	1A	2A	
		11/25	Page34 Change HOLE8,HOLE12 footprint to H-C236D142P2 , Change HOLE5,HOLE7,HOLE11 footprint to H-TC197D122P7 ,	1A	2A	
		11/25	Change HOLE14,HOLE15,HOLE17,HOLE18 footprint to H-TC236D142P7 , Change HOLE20,HOLE24,HOLE26 footprint to H-TC236D162P7 ,	1A	2A	
		11/25	Change HOLE9 footprint to O-ZX7-1-8	1A	2A	
		11/25	Page36 R425 change to DGPU_IDLE# signal and value to SW SKU , R428 change value to SW SKU , R249,R250 change to unstuff	1A	2A	
		11/25	Page33 L11 SWAP for Layout House	1A	2A	
		11/25	Page27 Modify L1R5T6-7726 net name to PL1R5T6	1A	2A	
		11/26	Page33 Change L19/L25 footprint , Stuff L25 common choke & unstuff R301,R302 by ENI	1A	2A	
		11/26	Page23 Change L2 footprint	1A	2A	
		11/26	Page23 Change R589,R590 to FLITER for ENI	1A	2A	
		11/26	Page28 Add C925,C926,C927 for ENI	1A	2A	
		11/26	Page11 Modify R422 Value to IWV SKU	1A	2A	
		11/27	Page11 Del R440	1A	2A	
		11/27	Page20 CB1,C106 change CC0603 package	1A	2A	
		11/27	Page10 CB4,C106 change CC0603 package	1A	2A	
		11/27	Page23 Add C15 pin45 to GND	1A	2A	
		11/27	Page27 Add L46,L47,R702,R703,R704,R705 by ENI	1A	2A	
		11/27	Page10 Modify C699,C703 to 27pF	1A	2A	
		11/27	Page18 Modify C601,C600 to 27pF	1A	2A	
		12/1	Page27 Modify CN12 to 6 pin connector	1A	2A	
		12/1	Page32 Modify LED3 & Add R706,R707 PD by EC 000_EJ & POWER_SAVE	1A	2A	
		12/1	Page9 Add R708,R709 by SPI ROM	1A	2A	
3A		12/18	Page32 Add R710,R711,Q57 by EC.	2A	3A	
		12/18	Page23 Add R712,R713 by 3D feature.	2A	3A	
		12/18	Page47 Change PL6 footprint to choke-qpl136-2r2-smt by SMT.	2A	3A	
		12/29	Page27 Change CN21 footprint to NIPCI1-800055F8052X08qpl-52P-smt by SMT.	2A	3A	
		12/29	Page23 Add F1 by safety.	2A	3A	
		12/29	Page24 Change Q16, Q45 P/N & add F2 by MWDI submit and safety; del U15, U16, U18.	2A	3A	
		12/29	Page30 Change CN19 color to black P/N: DFT08FR139 by ACER.	2A	3A	
		1/5	Page33 Change CN17 footprint to USB-UBI116C-RABED-7F-4P-R-V-SMT by PDC.	2A	3A	
		1/7	Page23 Change Q12 of dGPU_selecter signal design by leakage issue.	2A	3A	
		1/7	Page9 Change B71 P/N to DRH02NC5784 by ME issue.	2A	3A	
3B		1/8	Page27 Change CN12,CN22 6pin conn footprint for Touch Screen and IR.	2A	3A	
		1/11	Page23 Add L48 & stuff L2 and un-stuff R28 and R29 by ENI.	2A	3A	
		1/11	Page24 Add C928 by ENI.	2A	3A	
		1/13	Page12,36 Change C711,C382 to 18U 6.3V.	2A	3A	
		1/14	Page23 Change LVDS connector Pin4 define from NC to LCDVCC & add J3 by 3D PWR.	2A	3A	
		1/14	Page28 Change C216,C678 to 100/10V_8 and footprint 0895.	2A	3A	
		2/3	Page 16-22 Change U33 footprint to Fcbga973-nvidia-n13p-es-a1 by NV.	3A	3B	
		2/3	Page 36 Change R368,R393 to 75ohm.	3A	3B	
		Power modify:	1A	2A		
		11/19	Take out JP12, JP9, JP5, JP6, JP7, JP19, JP20, JP8, JP10, JP11,JP13, JP15, JP16, JP1, JP17, JP14, JP18.	1A	2A	
11/19	Page38 Change PC198 value; change PR114 from 191K to 152K, PR115 from 220K to 290K,PR106 from 100K to 1K,PR105 from 200K to 150K.	1A	2A			
11/19	Page40 Change PL7,PL8 from 1.0uH to 2.2uH.	1A	2A			
11/19	Page39 Change PL10,PL11 from DC+36T0M090 to CV+15VM284.	1A	2A			
11/19	Page43 Reserve PC3030.	1A	2A			
11/23	Page37 PR19 change to 150K , PR20 change to 39K , PC112 change to 1U 25V	1A	2A			
3A		12/28	Page47 Change PL7,PL8,PL15,PL16 footprint to CHOKE-PCMC063T-3R39N-SMT by SMT.	2A	3A	
		12/29	Page37 Change PR136 footprint to RC3720-SMT by SMT.	2A	3A	
		1/5	Page37-48 Change footprint from CHOKE-ETQP4LR36WFC to CHOKE-ETQP4LR36WFC-SMT by PDC.	2A	3A	
		1/11	Page37 Add PC3100-PC3109 by ENI.	2A	3A	
		1/11	Page47 Change value of PQ7621,PL6,PL3004 by BON.	2A	3A	
		1/13	Page43 Reserve PR9392 by PMR.	2A	3A	
		1/13	Page45 Reserve circuit of LCDVCC by PMR.	2A	3A	
		2/10	Page37 Reserve EC1-ECS by ENI.	3A	3B	
		2/11	Page38 Del P03 by power.	3A	3B	
		2/11	Page40 Add C930-C934 by monitor test.	3A	3B	
3B						
Quanta Computer Inc.						
PROJECT : ZR7			DOC NO.	PROJECT MODEL : ZR7	APPROVED BY:	DATE: 2009/11/06
Change list2				PART NUMBER:	DRAWING BY:	REVISION: 1A
Date: Monday, February 22, 2010 12:48 PM						