

Compal Confidential

NEW70 / 80 / 90 / 50 <LA-5892P> M/B Schematics Document
PEW51 <LA-5892P> M/B Schematics Document


Intel Arrandale Processor with DDRIII + Ibex Peak-M

2010-06-09
REV:1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Title	SCHEMATICS,MB A5892
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	C
				Document Number	401826
Date: Tuesday, June 22, 2010				Sheet	1 of 49

File Name : LA-5892P

ZZZ1
RO0000003HM
HDMI+HDCP LOGO



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	ON	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS	1.05V switched power rail for PCH	ON	OFF	OFF
+1.05VS_VTT	1.05V switched power rail (1.05 for AUB CPU)	ON	OFF	OFF
+1.5V	1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+5V	5V power rail for PCH	ON	ON	ON
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
--------	--------	-----------	------------

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

EC SM Bus2 address

Ibex SM Bus address

Device	Address
Clock Generator (9LRS3199AKLFT, SLG8SP587)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Project ID / Board ID Table for EC-AD channel

Vcc	3.3V +/- 5%					
Ra/Rc	100K +/- 5%					
	Rb / Rd	VAD_BID min	VAD_BID typ	VAD_BID max	Board ID	Project ID
0	0	0 V	0 V	0 V	0.1	NEWX0
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	0.2	PEW51
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	0.3	
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	1.0	
4	56K +/- 5%	1.036 V	1.185 V	1.264 V		
5	100K +/- 5%	1.453 V	1.650 V	1.759 V		
6	200K +/- 5%	1.935 V	2.200 V	2.341 V		
7	NC	2.500 V	3.300 V	3.300 V		


BTO Option Table	
BTO Item	BOM Structure
HDMI	HDMI@
3G	3G@
9050@	NEW90 / NEW50
7080@	NEW70 / NEW80
For NEWX0 ID	NEWX0@
For PEW51 ID	PEW51@


BOM Config

USB Port Table

USB 2.0	USB 1.1	Port	4 External USB Port	3 External USB Port
EHCI1	UHCI0	0	Ext1 USB	Ext1 USB
		1	Ext3 HS USB	Ext3 HS USB
	UHCI1	2	Ext2 USB	Ext2 USB
		3		
	UHCI2	4		
		5		
	UHCI3	6		
		7		
EHCI2	UHCI4	8	Camera	Camera
		9	Card Reader	Card Reader
	UHCI5	10	SIM CARD	SIM CARD
		11	Blue Tooth	Blue Tooth
	UHCI6	12	1st Min-Card	1st Min-Card
		13	2st Min-Card	2st Min-Card

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	SCHEMATICS,MB A5892
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401826
				Date:	Tuesday, June 22, 2010
				Sheet	3 of 49





<10> DDR_A_D[0..63]
<10> DDR_A_DM[0..7]
<10> DDR_A_DQS[0..7]
<10> DDR_A_MA[0..15]

DDR A D0	A10
DDR A D1	C10
DDR A D2	C7
DDR A D3	A7
DDR A D4	B10
DDR A D5	D10
DDR A D6	E10
DDR A D7	A8
DDR A D8	D8
DDR A D9	F10
DDR A D10	E6
DDR A D11	E7
DDR A D12	E9
DDR A D13	B7
DDR A D14	E7
DDR A D15	C6
DDR A D16	H10
DDR A D17	G8
DDR A D18	K7
DDR A D19	J8
DDR A D20	G7
DDR A D21	G10
DDR A D22	J7
DDR A D23	J10
DDR A D24	L7
DDR A D25	M6
DDR A D26	M8
DDR A D27	L9
DDR A D28	L6
DDR A D29	K8
DDR A D30	N8
DDR A D31	P9
DDR A D32	AH5
DDR A D33	AE5
DDR A D34	AK6
DDR A D35	AK7
DDR A D36	AE6
DDR A D37	AG5
DDR A D38	A17
DDR A D39	A16
DDR A D40	A110
DDR A D41	A19
DDR A D42	AL10
DDR A D43	AK12
DDR A D44	AK8
DDR A D45	AL7
DDR A D46	AK11
DDR A D47	AL8
DDR A D48	AN8
DDR A D49	AN10
DDR A D50	AR11
DDR A D51	AL11
DDR A D52	AM9
DDR A D53	AN9
DDR A D54	AT11
DDR A D55	AP12
DDR A D56	AM12
DDR A D57	AN12
DDR A D58	AM13
DDR A D59	AT14
DDR A D60	AT12
DDR A D61	AL13
DDR A D62	AR14
DDR A D63	AP14

<10> DDR_A_BS0
<10> DDR_A_BS1
<10> DDR_A_BS2

<10> DDR_A_CAS#
<10> DDR_A_RAS#
<10> DDR_A_WE#

JCPU1C

IC:AUB_CFD_rPGA,R1P0
CONN@

DDR SYSTEM MEMORY A

SA_CK[0]	AA6	DDR_A_CLK0	<10>
SA_CK#0	AA7	DDR_A_CLK0#	<10>
SA_CKE[0]	P7	DDR_A_CKE0	<10>
SA_CK[1]	Y6	DDR_A_CLK1	<10>
SA_CK#1	Y6	DDR_A_CLK1#	<10>
SA_CKE[1]	P6	DDR_A_CKE1	<10>
SA_CS#0	AE2	DDR_A_CS0#	<10>
SA_CS#1	AE8	DDR_A_CS1#	<10>
SA_ODT[0]	AD8	DDR_A_ODT0	<10>
SA_ODT[1]	AF9	DDR_A_ODT1	<10>
SA_DM[0]	B9	DDR_A_DM0	
SA_DM[1]	D7	DDR_A_DM1	
SA_DM[2]	H7	DDR_A_DM2	
SA_DM[3]	M7	DDR_A_DM3	
SA_DM[4]	AG6	DDR_A_DM4	
SA_DM[5]	AM7	DDR_A_DM5	
SA_DM[6]	AN10	DDR_A_DM6	
SA_DM[7]	AN13	DDR_A_DM7	
SA_DQS#0	C9	DDR_A_DQS#0	
SA_DQS#1	CE8	DDR_A_DQS#1	
SA_DQS#2	CE	DDR_A_DQS#2	
SA_DQS#3	AG	DDR_A_DQS#3	
SA_DQS#4	AH7	DDR_A_DQS#4	
SA_DQS#5	AK9	DDR_A_DQS#5	
SA_DQS#6	AP11	DDR_A_DQS#6	
SA_DQS#7	AT13	DDR_A_DQS#7	
SA_DQS[0]	CR	DDR_A_DQS0	
SA_DQS[1]	E9	DDR_A_DQS1	
SA_DQS[2]	H9	DDR_A_DQS2	
SA_DQS[3]	M9	DDR_A_DQS3	
SA_DQS[4]	AH8	DDR_A_DQS4	
SA_DQS[5]	AK10	DDR_A_DQS5	
SA_DQS[6]	AN11	DDR_A_DQS6	
SA_DQS[7]	AR13	DDR_A_DQS7	
SA_MA[0]	Y3	DDR_A_MA0	
SA_MA[1]	W1	DDR_A_MA1	
SA_MA[2]	AA8	DDR_A_MA2	
SA_MA[3]	AA3	DDR_A_MA3	
SA_MA[4]	V1	DDR_A_MA4	
SA_MA[5]	AA9	DDR_A_MA5	
SA_MA[6]	V8	DDR_A_MA6	
SA_MA[7]	T1	DDR_A_MA7	
SA_MA[8]	Y9	DDR_A_MA8	
SA_MA[9]	U6	DDR_A_MA9	
SA_MA[10]	AD4	DDR_A_MA10	
SA_MA[11]	T2	DDR_A_MA11	
SA_MA[12]	U3	DDR_A_MA12	
SA_MA[13]	AG8	DDR_A_MA13	
SA_MA[14]	T3	DDR_A_MA14	
SA_MA[15]	V9	DDR_A_MA15	

IC:AUB_CFD_rPGA,R1P0
CONN@

<11> DDR_B_D[0..63]
<11> DDR_B_DM[0..7]
<11> DDR_B_DQS[0..7]
<11> DDR_B_MA[0..15]

DDR B D0	B5
DDR B D1	A5
DDR B D2	C3
DDR B D3	B3
DDR B D4	E4
DDR B D5	A6
DDR B D6	C4
DDR B D7	D1
DDR B D8	D2
DDR B D9	E2
DDR B D10	F2
DDR B D11	E1
DDR B D12	C2
DDR B D13	F5
DDR B D14	F3
DDR B D15	G4
DDR B D16	H6
DDR B D17	G2
DDR B D18	J6
DDR B D19	J1
DDR B D20	G1
DDR B D21	G5
DDR B D22	J2
DDR B D23	J1
DDR B D24	J5
DDR B D25	L3
DDR B D26	M1
DDR B D27	K5
DDR B D28	K4
DDR B D29	M4
DDR B D30	N5
DDR B D31	AE1
DDR B D32	AG1
DDR B D33	AG1
DDR B D34	AK1
DDR B D35	AK1
DDR B D36	AG4
DDR B D37	AG3
DDR B D38	A1A
DDR B D39	AH4
DDR B D40	AK3
DDR B D41	AK4
DDR B D42	AM6
DDR B D43	AN2
DDR B D44	AK5
DDR B D45	AK2
DDR B D46	AM4
DDR B D47	AM3
DDR B D48	AP3
DDR B D49	AN5
DDR B D50	AT4
DDR B D51	AN6
DDR B D52	AN4
DDR B D53	AN3
DDR B D54	AT5
DDR B D55	AT6
DDR B D56	AN7
DDR B D57	AP6
DDR B D58	AP8
DDR B D59	AT9
DDR B D60	AT7
DDR B D61	AP9
DDR B D62	AR10
DDR B D63	AT10

<11> DDR_B_BS0
<11> DDR_B_BS1
<11> DDR_B_BS2

<11> DDR_B_CAS#
<11> DDR_B_RAS#
<11> DDR_B_WE#


JCPU1D



IC:AUB_CFD_rPGA,R1P0
CONN@

DDR SYSTEM MEMORY - B



SB_CK[0]	W8	DDR_B_CLK0	<11>
SB_CK#0	W9	DDR_B_CLK0#	<11>
SB_CKE[0]	M3	DDR_B_CKE0	<11>
SB_CK[1]	V7	DDR_B_CLK1	<11>
SB_CK#1	V6	DDR_B_CLK1#	<11>
SB_CKE[1]	M2	DDR_B_CKE1	<11>
SB_CS#0	AB8	DDR_B_CS0#	<11>
SB_CS#1	AD6	DDR_B_CS1#	<11>
SB_ODT[0]	AC7	DDR_B_ODT0	<11>
SB_ODT[1]	AD1	DDR_B_ODT1	<11>
SB_DM[0]	D4	DDR_B_DM0	
SB_DM[1]	E1	DDR_B_DM1	
SB_DM[2]	H3	DDR_B_DM2	
SB_DM[3]	K1	DDR_B_DM3	
SB_DM[4]	AH1	DDR_B_DM4	
SB_DM[5]	A12	DDR_B_DM5	
SB_DM[6]	AR4	DDR_B_DM6	
SB_DM[7]	AT8	DDR_B_DM7	
SB_DQS#0	D5	DDR_B_DQS#0	
SB_DQS#1	E4	DDR_B_DQS#1	
SB_DQS#2	D4	DDR_B_DQS#2	
SB_DQS#3	D4	DDR_B_DQS#3	
SB_DQS#4	AH2	DDR_B_DQS#4	
SB_DQS#5	AL4	DDR_B_DQS#5	
SB_DQS#6	AP5	DDR_B_DQS#6	
SB_DQS#7	AR8	DDR_B_DQS#7	
SB_DQS[0]	C5	DDR_B_DQS0	
SB_DQS[1]	E3	DDR_B_DQS1	
SB_DQS[2]	H4	DDR_B_DQS2	
SB_DQS[3]	M5	DDR_B_DQS3	
SB_DQS[4]	AG2	DDR_B_DQS4	
SB_DQS[5]	AP5	DDR_B_DQS5	
SB_DQS[6]	AR7	DDR_B_DQS7	
SB_DQS[7]			
SB_MA[0]	U5	DDR_B_MA0	
SB_MA[1]	V2	DDR_B_MA1	
SB_MA[2]	T5	DDR_B_MA2	
SB_MA[3]	V3	DDR_B_MA3	
SB_MA[4]	TR	DDR_B_MA4	
SB_MA[5]	R2	DDR_B_MA5	
SB_MA[6]	R6	DDR_B_MA6	
SB_MA[7]	R4	DDR_B_MA7	
SB_MA[8]	R5	DDR_B_MA8	
SB_MA[9]	AB5	DDR_B_MA9	
SB_MA[10]	P3	DDR_B_MA10	
SB_MA[11]	R3	DDR_B_MA11	
SB_MA[12]	AF7	DDR_B_MA12	
SB_MA[13]	P5	DDR_B_MA13	
SB_MA[14]	N1	DDR_B_MA14	
SB_MA[15]			

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	SCHEMATICS,MB A5892
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT IT CONTAINS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401826
				Date	Tuesday, June 22, 2010
				Sheet	6 of 49










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	SCHEMATICS,MB A5892
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401826
				Date	Tuesday, June 22, 2010
				Sheet	9 of 49



Layout Note:
Place near JDIMM1








Layout Note:
Place near JDIMM1.203 & JDIMM1.204






DDR3 SO-DIMM A
Change to Reverse Type
8mm High

Security Classification				Compal Secret Data				Title			
Issued Date				Deciphered Date				Document Number			
2009/08/01				2010/08/01				401826			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT PRIOR WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				DATE: TUESDAY, JUNE 22, 2010				SHEET 10 OF 49			























Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATICS, MB A5892	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Tuesday, June 22, 2010
				Document Number	401826
				Sheet	11 of 49



PIN 30	CPU_0	CPU_1
0 (Default)	133MHz	133MHz
1	100MHz	100MHz



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	SCHEMATICS,MB A5892
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401826
				Date	Tuesday, June 22, 2010
				Sheet	12 of 49



If GPIO33 pull down, ME will not working.
For factory update ME, pull down resistor pull under door.



GPIO33 has a weak internal pull-up
NOTE: Asserting the GPIO33 low on the rising edge of PWROK will also halt Intel Management Engine after chipset bringup and disable runtime Intel Management Engine features. This is a debug mode and must not be asserted after manufacturing/ debug.

20090923 Update
2008 Intel MOW36/MOW50
TDO:
Reserved on ES1 Sample
Mount R516, R517 on ES2 Sample
MP mount R689, R690,
R691, R692 and remove
others

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS,MB A5892	
				Size	Document Number
				Custom	401826
				Date	Tuesday, June 22, 2010
				Sheet	13 of 49

<4> DMI_HTX_PRX_N[0..3] DMI_HTX_PRX_N[0..3]
<4> DMI_HTX_PRX_P[0..3] DMI_HTX_PRX_P[0..3]
<4> DMI_PTX_HRX_N[0..3] DMI_PTX_HRX_N[0..3]
<4> DMI_PTX_HRX_P[0..3] DMI_PTX_HRX_P[0..3]

<4> H_FDI_TXN[0..7] H_FDI_TXN[0..7]
<4> H_FDI_TXP[0..7] H_FDI_TXP[0..7]



+1.05VS
R192 49.9_0402_1%
DMI COMP BH25
BE25
DMI_ZCOMP
DMI_IRCOMP

U4C
REV1.0
DMI HTX PRX N0 BC24
DMI HTX PRX N1 BJ22
DMI HTX PRX N2 AW20
DMI HTX PRX N3 BJ20
DMI HTX PRX P0 BD24
DMI HTX PRX P1 BC22
DMI HTX PRX P2 BA20
DMI HTX PRX P3 BG20
DMI PTX HRX N0 BE22
DMI PTX HRX N1 BE21
DMI PTX HRX N2 BD20
DMI PTX HRX N3 BE18
DMI PTX HRX P0 BD22
DMI PTX HRX P1 BH21
DMI PTX HRX P2 BC20
DMI PTX HRX P3 BD18

DMIORXN
DMI1RXN
DMI2RXN
DMI3RXN
DMIORXP
DMI1RXP
DMI2RXP
DMI3RXP
DMIOTXN
DMI1TXN
DMI2TXN
DMI3TXN
DMIOTXP
DMI1TXP
DMI2TXP
DMI3TXP

FDI_RXN0 BA18
FDI_RXN1 BH17
FDI_RXN2 BD16
FDI_RXN3 BJ16
FDI_RXN4 BA16
FDI_RXN5 BE14
FDI_RXN6 BA14
FDI_RXN7 BC12
FDI_RXP0 BB18
FDI_RXP1 BE17
FDI_RXP2 BC16
FDI_RXP3 BG16
FDI_RXP4 AW16
FDI_RXP5 BD14
FDI_RXP6 BB14
FDI_RXP7 BD12


FDI_INT BJ14
FDI_FSYNC0 BE13
FDI_FSYNC1 BH13
FDI_LSYNC0 BJ12
FDI_LSYNC1 BG14
H_FDI_INT <4>
H_FDI_FSYNC0 <4>
H_FDI_FSYNC1 <4>
H_FDI_LSYNC0 <4>
H_FDI_LSYNC1 <4>

<5,21> XDP_DBRESET# XDP_DBRESET# T6
SYS_PWROK R197 2 1 0 0402_5%
VGATE R198 2 1 0 0402_5%
SYS_PWROK R B17
K5
MEPWROK
LAN_RST# A10
D9
DRAMPWROK
PCH_RSMRST# C16
C
M1
SUS_PWR_ACK
PBTN_OUT# P5
P7
PCH ACIN
A6
PCH GPIO72
F14
EC_SWI#

System Power Management
SYS_RESET#
WAKE#
CLKRUN# / GPIO32
SUS_STAT# / GPIO61
SUSCLK / GPIO62
SLP_S5# / GPIO63
SLP_S4#
SLP_S3#
SLP_M#
TP23
PMSYNCH
SLP_LAN# / GPIO29
IBEXPEAK-M_FCBGA107
<BOM Structure>


P8 PCH_GPIO61 @ PAD T7
F3 PCH_SUSCLK <30>
F4 PM_SLP_S5# <30>
H7 PM_SLP_S4# <30>
P12 PM_SLP_S3# <30>
K8 PM_SLP_M# @ PAD T9
N2 PM_SLP_DSW# @ PAD T10
B110 H_PM_SYNC <5>
F6 PM_SLP_LAN#

10/2 Intel suggestion change to 10K
+3VALW R199 1 1 0 0402_5%
<30> EC_ACIN
CH751H-40PT_SOD323-2
D2
PCH ACIN
P7
PCH GPIO72
A6
EC_SWI#




SYS_PWROK R205 1 1 10K_0402_5%
EC_PWROK R206 1 1 10K_0402_5%
LAN_RST# R207 1 1 10K_0402_5%


No used Integrated LAN,
connecting LAN_RST# to GND



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	SCHEMATICS,MB A5892
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401826
				Date	Tuesday, June 22, 2010
				Sheet	15 of 49
				Rev	C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	SCHEMATICS,MB A5892
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401826
				Date	Tuesday, June 22, 2010
				Sheet	16 of 49
				Rev	C



A16 swap override Strap/Top-Block Swap Override jumper

Low=A16 swap override/Top-Block Swap Override enabled High=Default *

T11 PAD

T12 PAD


<30> CLK_PCI_LPC
<14> CLK_PCI_FB

2008/1/6 2009MOW01 change to 22 ohm

Boot BIOS Strap		
PCI_GNT#0	PCI_GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

A16 swap override Strap/Top-Block Swap Override jumper


PCI_GNT#3 Low = A16 swap High = Default



PCI GNT0# R254 1 2 1K 0402 5%
Have internal PU
PCI GNT1# R256 1 2 1K 0402 5%
Have internal PU
PCI GNT3# R258 1 2 1K 0402 5%
Have internal PU


REV1.0

PCI




USB


OC[0..3] use for EHCI 1
OC[4..7] use for EHCI 2



USB/B (Right Side)
USB Port (Left Side)
USB/B (Right Side)
EHCI 1
EHCI 2
CMOS Camera (LVDS)
Card Reader
Mini Card(WWAN_SIM Card)
Bluetooth
Mini Card(WLAN)
Mini Card(WWAN)





U7 change to SA000000H00






Intel Anti-Theft Technology	
NV_ALE	High=Enabled Low=Disable(floating) *

DMI Termination Voltage	
NV_CLE	Set to Vcc when HIGH Set to Vss when LOW

NV_ALE
Enable Intel Anti-Theft Technology: 8.2K PU to +3VS
Disable Intel Anti-Theft Technology: floating(internal PD)
NV_CLE
DMI termination voltage.
weak internal PU, don't PD



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	SCHEMATICS,MB A5892	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	401826	C
				Date:	Tuesday, June 22, 2010	Sheet 17 of 49



GPIO27

On-Die PLL Voltage Regulator

This signal has a weak internal pull up

* H: On-Die voltage regulator enable

L: On-Die PLL Voltage Regulator disable

GPIO8

This signal has a weak internal pull up

Can't Pull low

GPIO15

L: Intel ME Crypto Transport Layer Security(TLS) chiper suite with no confidentiality *

H: Intel ME Crypto Transport Layer Security(TLS) chiper suite with confidentiality


It have weak internal PU 20K

20090915 Add

GPIO24 change PU +3VS to +3VALW

20090916

21.30> PCH_TEMP_ALERT#



A4 VSS_NCTF_1

A49 VSS_NCTF_2

A5 VSS_NCTF_3

A50 VSS_NCTF_4

A52 VSS_NCTF_5

A53 VSS_NCTF_6

B2 VSS_NCTF_7

B4 VSS_NCTF_8

B52 VSS_NCTF_9

B53 VSS_NCTF_10

BE1 VSS_NCTF_11

BE53 VSS_NCTF_12

BE1 VSS_NCTF_13

BE53 VSS_NCTF_14

BH1 VSS_NCTF_15

BH2 VSS_NCTF_16

BH52 VSS_NCTF_17

BH53 VSS_NCTF_18

B11 VSS_NCTF_19

B12 VSS_NCTF_20

B14 VSS_NCTF_21

B149 VSS_NCTF_22

B15 VSS_NCTF_23

B150 VSS_NCTF_24

B152 VSS_NCTF_25

B153 VSS_NCTF_26

D1 VSS_NCTF_27

D2 VSS_NCTF_28

D53 VSS_NCTF_29

F1 VSS_NCTF_30

F53 VSS_NCTF_31

IBEXPEAK-M_FCBGA107

<BOM Structure>

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO

CPD

NCTF

RSVD

REV1.0

MISC

GPIO


CPD

NCTF


RSVD

REV1.0


MISC





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	SCHEMATICS, MB A5892
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401826
				Date	Tuesday, June 22, 2010
				Sheet	19 of 49
				Rev	C






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	SCHEMATICS,MB A5892	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANET DIVISION OF C&E DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	401826	C
				Date:	Tuesday, June 22, 2010	Sheet 20 of 49



LCD POWER CIRCUIT




LED PANEL Conn.






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401826	C
				Date: Tuesday, June 22, 2010	Sheet 22 of 49


CRT Connector



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2010/04/15	SCHEMATICS, MB A5892	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 401826	Rev C
				Date: Tuesday, June 22, 2010	Sheet 23 of 49




For Wireless LAN




Mini Card Power Rating

Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)


To 3G / GPS Module Connect




FAN1 Conn



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2007/12/25	Title	SCHMATIC,MB A5892
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401826
				Date	Tuesday, June 22, 2010
				Sheet	26 of 49




LAN Connector







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS,MB A5892	
Date		Tuesday, June 22, 2010		Sheet	28 of 49
Document Number		401826		Rev	C

Card Reader Conn.




Bluetooth Conn.







USB/B Conn.

(Port 0,2)



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				Deciphered Date				Title			
2009/5/12				2009/12/31				SCHEMATICS, MB A5892			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date				Rev			
				Tuesday, June 22, 2010				C			
				Sheet 29 of 49							









ENE suggestion SPI Frequency over 66MHz
 SST: 50MHz
 MXIC: 70MHz
 ST: 40MHz



To BTN/B Conn.

KSO0	KSO3
KS11	WL_BTN#
KS12	T/P lock_BTN#
KS13	Back up_BTN#
KS14	BT_BTN#
KS15	Power save_BTN#



Power Button





For NEW60 ACIN LED control
20091110



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2009/12/31	Title	SCHEMATICS,MB A5892
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401826
				Date	Tuesday, June 22, 2010
				Sheet	32 of 49





HD Audio Codec




Security Classification		Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Document Number	SCHEMATICS,MB A5892
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	401826
				Date:	Tuesday, June 22, 2010
				Sheet	33 of 49

GAIN0	GAIN1	AV (inv)	Ri
0	0	6dB	90k
0	1	10dB	70k
1	0	15.6dB	45k
1	1	21.6dB	25k




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	SCHEMATICS,MB A5892
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	C
Date: Tuesday, June 22, 2010				Document Number	401826
Sheet 34 of 49				Rev C	






+5VALW TO +5VS





+3VALW TO +3VS





+1.5V to +1.5VS




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/5/12				Deciphered Date			
2009/5/12				2009/12/31				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				SCHEMATICS,MB A5892			
Date: Tuesday, June 22, 2010				401826				Rev C			
Sheet				35				of 49			



Vin Dectector			
	Min.	Typ	Max.
H-->L	16.976V	17.525V	17.728V
L-->H	17.430V	17.901V	18.384V



Security Classification			Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2009/12/31	Title	SCHEMATICS,MB A5892	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401826	Rev C
				Date:	Tuesday, June 22, 2010	Sheet 36 of 49




For +5VALWP
 Power Budget=8.8A, Ipeak=7A, I max=4.9A
 Fsw=300KHz by RT8206 setting.
 $\Delta I=2.61A$, $1/2\Delta I=1.306A$
 $5uA \cdot PR344=10 \cdot I_{ocpmin} \cdot 18m\Omega \cdot 1.3$
 $\Rightarrow PR344=397K\Omega \sim 402K\Omega$


$5uA \cdot 402K=10 \cdot I_{LIMTmin} \cdot 18m\Omega \cdot 1.3$
 $I_{LIMTmin}=8.589A$
 $5uA \cdot 402K=10 \cdot I_{LIMTmax} \cdot 15m\Omega \cdot 1.1$
 $I_{LIMTmax}=12.181A$
 $I_{ocp}=9.89A \sim 13.48A$

For +3VALWP
 Power Budget=4.72A, Ipeak=4.72A, I max=4A
 $I_{ocpmin}=4.72 \cdot 1.2=5.664 \sim 5.7A$
 $Fsw=375KHz$, $\Delta I=1.547A$, $1/2\Delta I=0.773A$
 $5uA \cdot PR345=10 \cdot I_{ocpmin} \cdot R_{dsonmax} \cdot 1.3$
 $5uA \cdot PR345=10 \cdot 5.7A \cdot 18m\Omega \cdot 1.3$
 $PR345=266.76K \sim 267K$

$5uA \cdot 267K\Omega=10 \cdot I_{LIMTmin} \cdot 18m\Omega \cdot 1.3$
 $I_{LIMTmin}=5.705A$
 $5uA \cdot 267K\Omega=10 \cdot I_{LIMTmax} \cdot 15m\Omega \cdot 1.1$
 $I_{LIMTmax}=8.09A$
 $I_{ocp}=6.47A \sim 8.86A$

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2009/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401826
				Rev C
				Date: Tuesday, June 22, 2010
				Sheet 38 of 49

$$\begin{aligned} \text{CP} &= 85\% \cdot I_{\text{ada}} ; \text{CP} = 4.07\text{A} \\ \text{CP} &= 85\% \cdot I_{\text{ada}} ; \text{CP} = 2.91\text{A} \end{aligned}$$





ACIN


	Min.	typ.	Max
H-->L	14.589V	14.84V	15.243V
L-->H	15.562V	15.97V	16.388V

BATT ONLY

	Min.	typ.	Max
H-->L	6.138V	6.214V	6.359V
L-->H	7.196V	7.349V	7.505V




Because +1.5VSP has 17.74A power budget, it includes DDR3, VGA chip, VRAM, so must use molding choke.




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

PL23
FBMA-L18-453215-900LMA90T 1812



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2009/5/12	Deciphered Date	2009/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					SCHEMATICS,MB A5892		
					Size C	Document Number	Rev C
						401826	
Date:		Tuesday, June 22, 2010		Sheet	44 of 49		



	HFM_VID	HFM_Icc	LL	Icc_TDC	Icc_Dyn
Auburndale 45W	1.075	50	1.9m	37	35
Auburndale 35W	0.975	38	1.9m	29	27
Clarksfield SV	0.95	51	1.9m	38	39
Clarksfield XE	0.95	65	TBD	48	TBD

PH0	PH1	# of PH
0	1	2
1	1	3

Version change list (P.I.R. List)

Page 1 of 3

for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Arrandale CPU of UMA SKU only use 1 LS MOS	Arrandale CPU of UMA SKU only use 1 LS MOS	0.1	45	1 pop PQ87,PQ90, un-pop PQ86. 2 Delete PQ89, PQ93 SB00000GL00(S TR TPCA8028-H 1N SOP ADVANCE 4 PC A false)	2009-1019	to DVT
2	BOM unique.	In order to BOM unique for 1SS355, re-link PD8.	0.1	38	Change PD8 from SC1SS355003 to SC100001K00	2009-1019	to DVT
3	CIS link error.	CIS link error.	0.1	45	Change PR500 from SD028100A00(S RES I/16W IO +-5% 0402) to SD028100A80(S RES 1/16W IO +-5% 0402)	2009-1019	to DVT
4	BOM unique.	BOM unique.	0.1	39	Change PC265 from SE107475M80(S CER CAP 4.7U 6.3V M X5R 0603 to SE107475K80(S CER CAP 4.7U 6.3V K X5R 0603)	2009-1019	to DVT
5	BOM unique.	BOM unique.	0.1	41	Change PC284 from SE107475M80(S CER CAP 4.7U 6.3V M X5R 0603 to SE107475K80(S CER CAP 4.7U 6.3V K X5R 0603)	2009-1019	to DVT
6	BOM unique.	BOM unique.	0.1	45	Change PC350 from SE107475M80(S CER CAP 4.7U 6.3V M X5R 0603 to SE107475K80(S CER CAP 4.7U 6.3V K X5R 0603)	2009-1019	to DVT
7	BOM unique.	BOM unique.	0.1	38	Change PC225/PC227 from SE153106K80(S CER CAP 10U 25V K X6S 1206) to SE142106M80 (S CER CAP 10U 25V M X5R 1206)	2009-1019	to DVT
8	BOM unique.	BOM unique.	0.1	45	Change PC339/PC341 from SE153106K80(S CER CAP 10U 25V K X6S 1206) to SE142106M80 (S CER CAP 10U 25V M X5R 1206)	2009-1019	to DVT
9	BOM unique.	BOM unique.	0.1	43	Change PC354/PC355 from SE153106K80(S CER CAP 10U 25V K X6S 1206) to SE142106M80 (S CER CAP 10U 25V M X5R 1206)	2009-1019	to DVT
10	VTT Power rail command design.	VTT Power rail command design.	0.1	43	Change PQ83 from SB00000I900(S TR AON6704L IN DFN) to SB00000GL00(S TR TPCA8028-H 1N SOP)	2009-1019	to DVT
11	Charger, EMI request.	EMI request to add a bead to replace Jump to PASS EMI test.	0.2	39	Delete PQ95 SB00000GL00(S TR TPCA8028-H 1N SOP)-X63826BOL1 Delete PQ95 SB00000I900(S TR AON6704L IN DFN)-OTHERS	2009-1019	to DVT
12	+VSBP, EMI request.	EMI request to add PC221/PC222 to PASS EMI test	0.2	37	Add FL45 SM010018210(S SUPPRE TAI-TECH HCB4532KF-800T90 1812)	2009-1105	to DVT
13	+1.8VSP, BOM error.	+1.8VSP EN delete wrong. Must add PR401 and PC274 for SUSP# enable.	0.2	41	Add PC221 SE000005Z80 S CER CAP .22U 25V K X7R 0603 Add PC222 SE042104K80 S CER CAP .1U 25V K X7R 0603	2009-1105	to DVT
14	+1.5VP, EMI request.	EMI request add snubber for +1.5VP to PASS EMIU test.	0.2	42	Add PR401 SD028220280 S RES I/16W 22K 0402 5% Add PC274 SE026474K80 S CER CAP 0.47U 16V K X7R 0603	2009-1105	to DVT
15	+1.5VP, EMI request.	EMI request add a small cap to reduce high Freq noise. EMI request change boost R to 2.2 ohm.	0.2	42	Add PR415 SD001470B80 S RES I/4W 4.7 +-5% 1206 Add PC294 SE025681K80 S CER CAP 680P 50V K X7R 0603	2009-1105	to DVT
16	+1.05VS_VTTP EMI request.	EMI request add two small cap to reduce high Freq noise.	0.2	43	Add PC383 SE074561K80 S CER CAP 560P 50V K X7R 0402 Change PR414 from SD013000080 to SD013220B80	2009-1105	to DVT
17	+1.05VS_VTTP EMI request.	EMI request add snubber for +1.05VS_VTTP to PASS EMIU test.	0.2	43	Add PC384 SE074561K80 S CER CAP 560P 50V K X7R 0402 Add PC385 SE074561K80 S CER CAP 560P 50V K X7R 0402	2009-1105	to DVT
18	+1.05VS_VTTP EMI request.	EMI request change boost R to 2.2 ohm.	0.2	43	Add PR465 SD001470B80 S RES I/4W 4.7 +-5% 1206 Add PC332 SE024681J80 S CER CAP 680P 50V J NPO 0603	2009-1105	to DVT
19	+1.05VS_VTTP, HW request.	HW request to increase +1.05VS_VTTP voltage.	0.2	43	Change PR461 from SD013000080 to SD013220B80	2009-1105	to DVT
20	+GFX_COREP, EMI request.	EMI request add a small cap to reduce high Freq noise.	0.2	44	Change PR472 from SD034499180 to SD034649180.	2009-1105	to DVT
21	+GFX_COREP, EMI request.	EMI request add snubber for +1.05VS_VTTP to PASS EMIU test.	0.2	44	Add PC386 SE074561K80 S CER CAP 560P 50V K X7R 0402	2009-1105	to DVT
22	+GFX_COREP, EMI request.	EMI request change boost R to 2.2 ohm.	0.2	44	Add PR268 SD001470B80 S RES I/4W 4.7 +-5% 1206 Add PC199 SE024681J80 S CER CAP 680P 50V J NPO 0603	2009-1105	to DVT
			0.2	44	Change PR266 from SD013000080 to SD013220B80	2009-1105	to DVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2009/12/31	Title	SCHMATICS,MB A5892
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401826
				Date:	Tuesday, June 22, 2010
				Sheet	46 of 49

Version change list (P.I.R. List)

Page 2 of 3 for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
24	+CPU_COREP, EMI request.	EMI request add a small cap to reduce high Freq noise.	0.2	45	Add PC387 SE074561K80 S CER CAP 560P 50V K X7R 0402	2009-1105	to DVT
25	+CPU_COREP, EMI request.	EMI request change boost R to 2.2 ohm.	0.2	45	Change PR498/PR509 from SD013000080 to SD013220B80	2009-1105	to DVT
26	+CPU_COREP, EMI request.	EMI request add snubber for +CPU_COREP to PASS EMIU test.	0.2	45	Add PR499/PR512 SD001470B80 S RES 174W 4.7 +-5% I206 Add PC347/PC359 SE024681J80 S CER CAP 680P 50V J NPO 0603	2009-1105	to DVT
27	+CPU_COREP, Transient Loadline issue.	LA5892 transient and loadline must change some value to meet intel spec.	0.2	45	Change PL40/PL41 from SH000005680 to SH0000012036BM00.	2009-1105	to DVT
28	+CPU_COREP, Transient Loadline issue.	LA5892 transient and loadline must change some value to meet intel spec.	0.2	45	Change PR524/PR525 from SD013120380 to SD013137380.	2009-1105	to DVT
29	+CPU_COREP, Transient Loadline issue.	LA5892 transient and loadline must change some value to meet intel spec.	0.2	45	Change PC362 from SE074391K80 S CER CAP 390P 50V K X7R 0402 to SE074561K80 S CER CAP 560P 50V K X7R 0402	2009-1105	to DVT
30	+CPU_COREP, Transient Loadline issue.	LA5892 transient and loadline must change some value to meet intel spec.	0.2	45	Change PR501 from SD034536180 S RES 5.36K 0402 1% to SD034549180 S RES 1/16W 5.49K 0402 1%	2009-1105	to DVT
31	+CPU_COREP, EMI request.	+CPU_COREP, EMI request.	0.3	45	Add PC388 SE074102K80 S CER CAP 1000P 50V K X7R 0402	2009-1113	to DVT
32	+CPU_COREP, EMI request.	+CPU_COREP, EMI request.	0.3	45	Add PC389 SE074222K80 S CER CAP 2200P 50V K X7R 0402 Add PC390 SE074561K80 S CER CAP 560P 50V K X7R 0402	2009-1113	to DVT
33	+CPU_COREP, cost issue.	Beuase SF000000G80 will cost uo, change to SF22004M210.'	0.3	45	Change PC343 from SF000000G80 to SF22004M210.	2009-1113	to DVT
34	+CPU_COREP, IMON issue.	Because Intel update IMON RC time constant, update PC348 to 0.068u to meet spec.	0.3	45	Change PC348 from SE076103K80 S CER CAP .01U 16V K X7R 0402 to SE000003J80 S CER CAP 0.068U 16V K X7R 0402	2009-1113	to DVT
35	+3V/+5V cost issue.	Because Nippon cost up thier OS-CON cap, so we change Nippon cap to Sanyo cap by sourcer request.	0.4	38	Change PC233/PC237 from SF22001M300 S ELE CAP 220U 6.3V M F60 (6.3X5.7) PXC to SF22001M200 S ELE CAP 220U 6.3V M B C6 SVPC ESR15	2009-1118	to DVT
36	+1.05VS_VTTP issue.	HW request to increase +1.05VS_VTTP voltage.	0.4	43	Change PR472 from SD034649180 to SD034511180.	2009-1118	to DVT
37	+1.05VS_VTTP issue.	HW request to increase +1.05VS_VTTP voltage.	0.4	43	Chnage PR476 from SD034665180 to SD034649180.	2009-1118	to DVT
38	+0.75VSP power sequence issue.	HW request to adjust power sequence.	0.4	47	change PR409 from SD028000080 S RES 0 0402 5% to SD028200280 S RES 1/16W 20K 0402 5%.	2009-1118	to DVT
39	+1.05VS_VTTP issue.	+1.05VS_VTTP choke unique to +1.5VP.	0.4	43	Change PL38 from SH000008V80 S COIL 1UH +-20% PCMB103E-1R0MS 20A to SH000009U00 S COIL 1UH +-20% FDUe1040D-1R0M=P3 21.3A	2009-1118	to DVT
40	+1.05VS_VTTP 2nd source issue.	In order to phase in 2nd source, change ISL6268 to APW7138.	0.5	43	Change PU26 from SA00001HT80 S IC ISL6268CAZ-T SSOP 16P to PU999 SA000020600 S IC APW7138NITRL SSOP 16P	2009-1208	to PVT
41	+1.05VS_VTTP 2nd source issue.	APW7138 needn't pop PC335.	0.5	43	Delete PC335 SE075103K80 S CER CAP .01U 25V K X7R 0402 and change location to PC999.	2009-1208	to PVT
42	HDD LED flash issue.	HDD LED will flash when plug in adapter, because +3VS rise a little. HW request add PC224 to solve it.	0.5	37	Add PC224 SE000000K80 S CER CAP 1U 6.3V X5R 0402	2009-1208	to PVT
43	HDD LED flash issue.	If add PC224, must change PR330 from 0 to 1K to avoid SPOK pin fail. that is add a current limit R on SPOK pin.	0.5	37	Chnage PR330 from SD028000080 to SD028100180.	2009-1208	to PVT
44	BOM error.	+1.8VSP choke use wrong material. Unique MP2121 to other project.	0.5	41	Change PL30 from SH000006I80 S COIL 2.2UH +-20% PCMC063T 2R2MN 8A to SH000009Q00 S COIL 2.2UH 20% MSCDRI-74A-2R2M-E 6.5A Add PR554 SD028000080 0 0402 5%	2009-1208	to PVT
45	+1.05VS_VTTP issue.	HW request to adjust +1.05VS_VTTP Vout.	0.5	43	Change PR472 from SD034511180 to SD0344999180.	2009-1208	to PVT
46	+VGFX_COREP issue	ISL62881 common circiut update.	0.5	44	Delete PR291 SD028000080. Add PR555 SD028000080.	2009-1208	to PVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2009/12/31	Title	SCHEMATICS,MB A5892
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401826
Date:				Tuesday, June 22, 2010	Sheet 47 of 49

Version change list (P.I.R. List)

Page 3 of 3
for PWR


Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
24	Sequense issue.	Modify sequense by HW request.	0.6	37	Chnage PR330 from SD028100180 S RES 1/16W 1K +-5% 0402 to SD028000080 S RES 1/16W 0 +-5% 0402.	2010-0112	to Pre-MP
25	Sequense issue.	Modify sequense by HW request.	0.6	37	Delete PC224 SE000000K80 S CER CAP 1U 6.3V K X5R 0402	2010-0112	to Pre-MP
26	EMI issue.	Because EMI has power BB on 250MHz, add HS gate R to solve.	0.6	45	Add PR556/PR557 SD013220B80 S RES 1/10W 2.2 +-5% 0603	2010-0112	to Pre-MP
27	BOM loss update in DVT.	BOM loss update in DVT, change 1.8V choke.	0.6	41	Change PL30 from SH000006180 S COIL 2.2UH +-20% PCMC063T-2R2MN 8A to SH000009Q00 S COIL 2.2UH 20% MSCDRI-74A-2R2M-E 6.5A	2010-0112	to Pre-MP
28	Common circiut update.	GFX_COREP common circiut update.	0.6	44	Add PR291 SD028000080 0 0402 5% Delete PR555 SD028000080 0 0402 5%	2010-0112	to Pre-MP
29	Changer choke issue.	Because Cyntec has quality issue and can't use in MFG, in order to prevent shortage issue, change to Maglayer.	0.6	39	Chnage PL29 from SH000005z80 S COIL 10UH +-20% PCMB104T-100MS 6A to SH000009R00 S COIL 10UH +-20% MMD-10DZ-100M-X1 6A	2010-0112	to Pre-MP
30							
31							
32							
33							
34							
35							
36							
37							
38							
39							
40							
41							
42							
43							
44							
45							
46							

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2009/12/31	Title	SCHEMATICS,MB A5892
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 401826	Rev C
Date: Tuesday, June 22, 2010				Sheet 48 of 49	


Version change list (P. I. R. List)

Item	Phase	PAGE	DATE	Modifycatio list	Purpose
1			09 / 30	Q9 / Q15 / Q65 / Q14 / Q36 / Q19 / Q31 / Q56 / Q57 Change to SB00000AR10 Q4/Q5/Q6/Q7/Q13/Q24/Q25/Q59/Q61/Q62/Q63/Q20 Change to SB570020120	
2	DVT		11 / 03	Modify WWAN Mini catd PIN define. X1 / X2 Change to SJ132P7KW10. Add PCH SUSCLK net for remove EC crystal. Remove C147. Add F2 for RF team. Add C670 / C671 / C672 / C673 For INTEL Change C217 to 22U and add C221 22U for CRT issue.	
			11 / 05	Add P80DATA PD 100Kohm(R51) for EC common design. Add C40 / C41 / C42 / C43 / C44 for EMI. Add ACIN#(Q16) for ACIN LED(NEW60) Add C45 / C46 / C47 / C48 for LAN Common mode noise Remove net BT_LED#.	
			11 / 09	Add R14 for MINI1 LED Function.	
			11 / 10	Add D13/D14/D16/D23/D24/D25/D26/D30 for ESD Add R836/C760 R338/C555 for RF. L21 Change to SM010012010 L5 Change to SM01000AX00 Change R619/R621 to 680ohm Change R620/R622 to 3.9kohm Y1 Change to SJ100009R00 R841 Change to 8.2k ohm	
			11 / 11	Update Power SCH	
			11 / 16	Change T1 to SP050006B00	
			11 / 17	Change PCH P/N to SA00003N7B0	
			11 / 18	Change R167 to 470 ohm.	
			11 / 19	Update Power SCH	
3	PVT		12 / 07	C259 / C279 / C692 / C693 Change to SE107475K80 0603 type	
			12 / 09	Reserved R15 (net LOCAL_DIM) / R16 (net COLOR_ENG_EN) for LVDS function. Reserved R307 for +LCDVDD. EC Pin36 for WLAN_LED# (output), Pin 17 for MINI1_LED# (input) EC Pin91 for 3G_LED#(output) & Pin85 for WWAN_LED# (input) Update Power SCH	
			12 / 10	Add R96 PD 100K for LVDS Panel issue.	
			12 / 11	Add C674 / C675 / C676 For EMI. Del SW3 Power on SW Update Power SCH	
			12 / 14	U8 change to SA00000U500	
			12 / 16	R619 / R621 change to 2.2K SD028220180 for LED	
			12 / 17	Q13 / R477 Change to unpop R171 Change to pop,R172 change to unpop for Board ID. Add R777 / R778 For HDM1 Issue.Only pop R778. R751 Change to 2.2K.	
4	PRE MP			ADD PU R951 / R953 UNPOP D23 for MIC noise issue. UNPOP R827 / R828, ADD L7 SM070001600 for USB. Update Power SCH	
			01 / 06	Change Q9,Q65,Q15,Q14,Q36,Q19,Q31,Q56,Q57 to SB00000DH00	
			01 / 11	Change LED1 / LED3 to SC591N85A30 Del L7, Add R827 / R828. Del D26 / D25 Update Power SCH	
			01 / 21	Modify Power SCH NAME	
			03 / 01		
	MP		05 / 11	Reserve D13 / D24 / D30 @ (ESD)	
			06 / 09	Add NEW7X0@ / PEW51@ BOM Structure fo ID	

For NEW50 / NEW90 LED



For PEW51 project ID



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/07/01	Deciphered Date	2009/12/31	Title	SCHMATICS,MB A5892
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401826
				Date:	Tuesday, June 22, 2010
				Sheet	49 of 49