


CPU CORE
SENTECH
SC451ITSTR
Page:32

SYSTEM 3V/5V
MAXIM
MAX1999
+3VPCU
+3V_S5
+3VSUS
+3V
+5VPCU
+5VSUS
+5V
+15V
Page:33


+1.8VSUS
+1.8V
+0.9VSUS
+0.9V
+1.5V
+1.05V
Page:34

+2.5V
+1.2V
VGA_CORE
Page:36

BATTERY CHARGER
MAXIM
MAX8724
Page:35










Note : If Use Internal VGA Please NC "EV@xxx" Parts

CLK










PROJECT : ZB2
Quanta Computer Inc.


Size	Document Number	Rev
	GMCH DDR(2 OF 6)	1A
Date:	Monday, April 10, 2006	Sheet 6 of 37














The diagram illustrates the timing relationships for CD signals. It shows the setup and hold times for signals like CD_BITCLKA_MDC, CD_SYNC, CD_RESET#, and CD_SDOUTA relative to their respective clocks. The signals are shown as red lines, and the timing is marked with blue and green lines. The setup and hold times are indicated by the width of the green and blue lines respectively. The signals are labeled with their names and the timing values in picoseconds (ps).

CD_BITCLKA_MDC [28] (Setup/hold time: 39.4 ps)

CD_BITCLKA [28] (Setup/hold time: 39.4 ps)

[28] CD_SYNC_MDC (Setup/hold time: 39.4 ps)

[28] CD_SYNC (Setup/hold time: 39.4 ps)

[28] CD_RESET#_MDC (Setup/hold time: 39.4 ps)

[28] CD_RESET# (Setup/hold time: 39.4 ps)

[28] CD_SDOUTA_MDC (Setup/hold time: 39.4 ps)

[28] CD_SDOUTA (Setup/hold time: 39.4 ps)


CD_SYNC_SB

CD_RESET#_SB


CD_SDOUTA_SB

25m

	INTVRMEN
Enable (default)	1
Disable	0



IDE	SATA	AC-97/AZALIA	LAN	RTC
			CPUII	I PC



Should be 2" close ICH7

RTC

5VPCU

20MIL

20MIL

R382 1.2K_6

VCCRTC_1

R385 1K_4

VCCRTC_2

Q15 MMBT3904

VCCRTC_3

R266 1K_4

VCCRTC_4

CN19 BATCON

+3VPCU

D3 CH500H-40

VCCRTC

C349 1U/16V_6

D5 CH500H-40

R263 20K_6

R250 1M/F_6

C348 1U/16V_6


JP2 SHORT_PAD1

RTCRST#

SM_INTRUDER#

Internal PU

REV_2A/12-23 Modify



	STRAP	GNT5# R1	GNT4# R2
LPC (default)	11	UNSTUFF	UNSTUFF
PCI	10	UNSTUFF	STUFF
SPI	01	STUFF	UNSTUFF






PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
PCCARD	AD25	REQ0# / GNT0#	INT E/F/G#
MINIPCI	AD19	REQ2# / GNT2#	INT C/D#
LAN	AD16	REQ1# / GNT1#	INT B#





PROJECT : ZB2
Quanta Computer Inc.

Size	Document Number ICH7-M PCI E (2 OF 4)	Rev 3A
Date:	Monday, April 10, 2006	Sheet 14 of 37





Don't connect to PCI device / Express card



GPI025 /Suspend rail is a HW strap , don't pull down .




Board ID	CardReader	CCD
ID0 , ID1 00	X	X
ID0 , ID1 01	X	V
ID0 , ID1 10	V	X
ID0 , ID1 11	V	V



PROJECT : ZB2
Quanta Computer Inc.






Size	Document Number	Rev
	ICH7-M GPIO (3 OF 4)	3C
Date:	Monday, April 10, 2006	Sheet 15 of 37



VGA

NOTE: some of the PCIE testpoints will be available brought via on traces.

Note : If Use Internal VGA Please NC "EV@xxx" Parts



RV410 MEMORY CHANNELS A and B


VGA

FOR M52P, M54P, M26X,
PIN B25 IS MA12 (BA0)
PIN C25 IS MA13 (BA1)
PIN E29 IS MA15 (BA2)
PIN E27 IS MA14
M50P IS THE SAME EXCEPT
PIN E29 IS CSBb_1
FOR M56P
PIN B25 IS MA14 (BA0)
PIN C25 IS MA15 (BA1)
PIN E29 IS MA15 (BA2)
PIN E27 IS MA12


FOR M52P, M54P, M26X, M50P
PIN H2 IS MAB12 (BA0)
PIN H3 IS MAB13 (BA1)
PIN D5 IS MAB15 (BA2)
PIN F5 IS MAB14
M50P IS THE SAME EXCEPT
PIN D5 IS CSBb_1
FOR M56P
PIN H2 IS MA14 (BA0)
PIN H3 IS MA15 (BA1)
PIN D5 IS MA13 (BA2)
PIN F5 IS MAB1



Channel A

Channel B



CORE GND





M56-P Strap

STRAPS	PIN	DESCRIPTION	Board DEFAULT
TX_PWRS_ENB	GPIO0 (Internal pull-down)	Transmitter Power Saving Enable 0: 50% Tx output swing 1.full Tx output swing	1
TX_DEEMPH_EN	GPIO1 (Internal pull-down)	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1.Tx de-emphasis enabled	1
	GPIO(3:2) (Internal pull-down)	RSVD	
DEBUG_ACCESS	GPIO4 (Internal pull-down)	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible	0
	GPIO5 (Internal pull-down)	RSVD	
	GPIO6 (Internal pull-down)	RSVD	
Force_ Compliance	GPIO8 (Internal pull-down)	Force chip to get to compliance state quickly for Tester purposes	0
ROMIDCFG(3:0)	GPIO(9,13,12,11) (Internal pull-down)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type 000x - No ROM, MEM_AP_SIZE=00 128M 001x - No Rom, MEM_AP_SIZE=01 256M 010x - No Rom, MEM_AP_SIZE=10 64M 011x - No ROM, MEM_AP_SIZE=11 Reserved 1000 - Parallel ROM, chip IDis from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDis from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDis from ROM 1011 - Serial M25P10 ROM (ST), chip IDis from ROM 1100 - Serial M25P05 ROM (ST), chip IDis from ROM 1100 - Serial NX25F011B ROM (ISSI), chip IDis from ROM	000
VIP_DEVICE	VSYNC	Indicates if any slave VIP host devices drove this pin low during reset. 0- Slave VIP host port device present. 1-No slave VIP port devices reporting presence during reset	No default
	H2SYNC, V2SYNC, SENER1CC	RSVD	
	VSYNC	RSVD	
	HSYNC	RSVD	
	PCIE_TEST	RSVD	

Memory Aperture Size Select
When no ROM is attached, GPIO_9 is set to 0
GPIO_[13:12] is used to select the memory aperture size.
GPIO_[13:12] = 00: 128M memory aperture, same as ROM strap 00
GPIO_[13:12] = 01: 256M memory aperture, same as ROM strap 01
GPIO_[13:12] = 10: 64M memory aperture, same as ROM strap 10
GPIO_[13:12] = 11: reserved, same as ROM strap 11



Default: 128M memory aperture.
GPIO_[13:12] = 01 (256M memory aperture) recommended for designs with 256MB or 512MB of physical memory.

Board Straps



REV. 0.3

STRAPS	PIN	DESCRIPTION	VALUE
MEMTYP(1:0)	GPIO25,26	Memory identification for BIOS 00 - DDR2 16X16X4pcs 128MB 01 - DDR2 32X16X4pcs 256MB 10 - DDR2 16X16X2pcs 64MB 11 - DDR2 32X16X2pcs 128MB	
DC_Strap1	GPIO(10)	Internal TMDIS Enabled 0 - Disabled 1 - Enabled	1
DC_Strap2	LCDDATA(13)	Video Capture Enabled 0 - Disabled 1 - Not detected	0
DC_Strap3	LCDDATA(14)	HDTV out detect 0 - Detected 1 - Enabled	1
DC_Strap4, DEMUX_SEL	LCDDATA(15,19)	Video capture enable 00 - DAC2 Off 01 - DAC2 On as CRT 10 - DAC2 On as TVOUT 11 - DAC2 On as TVOUT and CRT	01
PAL/NTSC	LCDDATA(18)	TV0 Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)	1

CRT PORT






VGA



PROJECT : ZB2
Quanta Computer Inc.

Size	Document Number	Rev
	LVDS,VGA Ports, LID	3B
Date:	Monday, April 10, 2006	Sheet 22 of 37



PROJECT : ZB2

Quanta Computer Inc.


Size: Document Number: HDD & CDROM & Hole Rev: 3C

Date: Monday, April 10, 2006 Sheet: 23 of 37


ID Select : AD19
 Interrupt Pin : INTC# , INTD#
 Request Indicate : REQ2#
 Grant Indicate : GNT2#

MINI-PCI


MPC







MPC



USB







LAN




PROJECT : ZB2
Quanta Computer Inc.

Size	Document Number LAN RTL8110SBL/8100CL	Rev 3B
Date:	Monday, April 10, 2006	Sheet 25 of 37







ADO




ALC260 (ALC883)


MDM




REV_3B/03-10 Modify



REV_3A/01-24 Modify









REV_3A/02-07 Modify Type




PROJECT : ZB2
Quanta Computer Inc.

Size	Document Number	Rev
	REALTEK ALC883	3B
Date:	Monday, April 10, 2006	Sheet 28 of 37




REV_2A/01-06 Modify




AUDIO DJ

ADJ



REV_3B/03-09 Modify Footprint

TPD




REV_2A/12-01 Modify to


REV_3A/01-26 Modify



PROJECT : ZB2
Quanta Computer Inc.


Size	Document Number	Rev
	AUDIO AMP(MAX 9755)	3B
Date:	Monday, April 10, 2006	Sheet 29 of 37






DCD

```
AO4916 Rds on = 27m0hm
ILOAD * Rds on * 10 = ILIM
ILIM5 = 1.485V Current limit 5.5A
ILIM3 = 1.35V Current limit 5A
```





PROJECT : ZB2
Quanta Computer Inc.

Size	Document Number 1.8VSUS / +0.9VTERM/+1.05V/+2.5V		
Date:	Monday, April 10, 2006	Sheet	34 of 37

