

Discrete/UMA /Muxless Schematics Document

AMD LIANO CPU FS1

AMD GPU Manhattan(Park/Madison M2)


and Vancouver(Seymour/Whistler M2)

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size A4	Document Number JE50 SB		Rev SB
Date: Friday, April 01, 2011	Sheet	1	of 102

JE50-SB Block Diagram

JE50-SB Project code:91.4M701.001



<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Block Diagram			
Size A3	Document Number	Rev	
	JE50 SB	SB	
Date: Friday, April 01, 2011	Sheet 2 of 102		

Strapping

REQUIRED SYSTEM STRAPS USE this pin to determine INT/EXT CLK

PULL HIGH	EC PWM2 PCH GPO199	PCI_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
	LPC ROM DEFAULT	Allow PCIE GEN2 DEFAULT	S5_PLUS Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode DEFAULT	ENABLE EC DEFAULT	CLKGEN ENABLED (Use Internal) DEFAULT
PULL LOW	SPI ROM	Force PCIE GEN1	S5_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)



USB Table

USB	
Pair	Device
0	USB 2.0 EXT2 (For SW Debug)
1	WLAN
2	NC
3	WWAN
4	BT
5	3G SIM Card
6	NC
7	CCD
8	NC
9	Card Reader
10	USB 3.0 port 1
11	USB 2.0 EXT2
12	USB 2.0 EXT3
13	NC


PCIE Routing


APU	
LANE0	LAN
LANE1	WWAN
LANE2	LAN
LANE3	

FCH	
LANE0	
LANE1	
LANE2	
LANE3	




SVC	SVD	Boot Voltage (VCC/GND)	Boot Voltage (open)
0	0	1.1	1.1
0	1	1.0	1.2
1	0	0.9	1.1
1	1	0.8	0.9






36A for VDD(35W CPU)
45A for VDD(45W CPU)

VDD:
10UF X7 0.22UF X2 10nF X3
180pF Cap for EMI requirement



18A for VDDNB(35W CPU)
22A for VDDNB(45W CPU)


VDDNB:
10UF X4 0.22UF X2
180pF Cap for EMI requirement



4A for VDDIO(35W CPU)
4.6A for VDDIO(45W CPU)


VDDIO:
10UF X2 0.22UF X6 4.7uFUF X4
180pF Cap for EMI requirement
3.5A for VDDP(35W/45W)

0.75A for VDDA(35W/45W)




VDDP:
10UF X2 0.22uF X2
180pF Cap for EMI requirement

3A for VDDR(35W)
3.5A for VDDR(45W)



VDDR:
4.7UF X2 0.22uF X2
180pF Cap for EMI requirement



Decoupling between processor and DIMMs
across VDDIO and VSS Split

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

APU Power(4/5)

Size

A3

Document Number


JE50_SB

Rev

SB

Date: Friday, April 01, 2011

Sheet 7 of 102



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

APU VSS(5/5)

Size
A3

Document Number

JE50 SB

Rev

SB

Date: Friday, April 01, 2011

Sheet 8 of 102

5 4 3 2 1


D

C

B

A

5 4 3 2 1



(Blanking)


<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number JE50 SB	Rev SB
Date: Friday, April 01, 2011		Sheet 11 of 102

(Blanking)

<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number JE50 SB		Rev SB
Date: Friday, April 01, 2011		Sheet 12 of	102



(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title



Reserved

Size
A4


Document Number
JE50 SB

Rev
SB





<Variant Name>



(Blanking)

<Variant Name>

















緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------





CL = 12pF
Freq tolerance : +/- 30ppm

CL = 7pF
Freq tolerance : +/- 20 ppm

~Variant Name~

Title		HUDSON-M2(1/6)	
Size	Document Number	Rev	
Custom	JE50 SB	SB	
Date	Fri May 01, 2011	Sheet	17 of 102





VDDIO	MEM_1V5	MEM_1V35
1.5V	H	Don't Care
1.35V	L	H

VRAM SIZE	Vram size1 (GPIO176)	Vram size2 (GPIO177)
512M	0	0
1G	1	1
2G	1	0
undfine	0	1

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **HUDSON-M2(3/6)**

Size: **JE50 SB**

Document Number: **SB**


Date: Friday, April 01, 2011 Sheet 19 of 102

If not used HWM or GPIO ,PD 10K



SSID = S.B

REQUIRED STRAPS



CRB:PU 3.3V_AUX_S5
checklist:PU 3.3V_S5
no support S5 PLUS function,PU 3.3V_S5

REQUIRED SYSTEM STRAPS


USE this pin to determine INT/EXT CLK

	EC_PWM2 PCH GPO199	PCI_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	LPC ROM DEFAULT	Allow PCIE GEN2 DEFAULT	S5_PLUS Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal) DEFAULT
PULL LOW	SPI ROM	Force PCIE GEN1	S5_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)

LPC ROM implemented
checklistsuggestion:
no PU or PD required
(integrated PU 10K)
CRB: do not stuff PU Res

Ball Name	Strap Function	Description
EC_PWM2	ROM Type	SPI ROM: 2.2-KΩ 5% pull-down LPC ROM: Pull-up to 3.3V_S5. External pull-up resistor is not required as FCH has integrated 10-KΩ pull-up to 3.3V_S5.

DEBUG STRAPS



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

Note: FCH has 15K internal PU FOR PCI_AD[27:23]

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

HUDSON-M2(5/6)

Size

Document Number


Rev


JE50 SB

SB

Date: Friday, April 01, 2011

Sheet 21 of 102





(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

JE50 SB

Rev

SB


Date: Friday, April 01, 2011

Sheet 23 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number JE50 SB	Rev SB
Date: Friday, April 01, 2011		Sheet 24 of 102



(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------


(Blanking)

<Variant Name>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			<i>Reserved</i>		
Size	Document Number				Rev
A4	JE50 SB				SB
Date: Friday, April 01, 2011			Sheet	26	of 102





Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing.



ADJ IN
Over temperature threshold setting by external resistor divider
Floating= 85oC; GND=90oC; VCC=95oC




Layout 15 mil



For PWM FAN

VGA Thermal sensor P2800



<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Thermal P2800	
Size A3	Document Number JE50 SB
Date: Friday, April 01, 2011	Sheet 28 of 102



5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AMP

Size
A4

Document Number

JE50 SB

Rev

SB

Date: Friday, April 01, 2011

Sheet 30 of 102


5

4

3

2

1



5	4	3	2	1
D				D
C				C
B				B
A				A

<Variant Name>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RTS5138

Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------



(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number JE50 SB	Rev SB
Date: Friday, April 01, 2011		Sheet 34 of 102



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

JE50 SB


Rev

SB

Date: Friday, April 01, 2011

Sheet 35 of 102

Adaptor in to generate DCBATOUT



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DCIN JACK

Size
A4

Document Number


JE50 SB

Rev
SB

Date: Friday, April 01, 2011

Sheet 38 of 102

BATTERY CONNECTOR



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT_CONN

Size
A4


Document Number


JE50 SB

Rev
SB



Date: Friday, April 01, 2011

Sheet 39 of 102





0803-SA for layout issue




[illegible]

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title RT8207L (1D5V S3/0D75V S0)			
Size Custom	Document Number JE50_SB		Rev SB
Date:	Friday, April 01, 2011	Sheet 44 of	102

APL5916 for VDDR&VDDP(1D2V_S0)




<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			
APL5916(1D2V S0)			
Size A3	Document Number		Rev
	JE50 SB		SB
Date:	Friday, April 01, 2011	Sheet 45 of	102

RT8238 for 1D1V_S5

110221 SB Change to short pad



110221 SB Change to short pad



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			RT8238 (1D1V S5)	
Size	Document Number	JE50 SB		Rev
A3				SB
Date:	Friday, April 01, 2011	Sheet	46	of 102

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

(Blanking)

<Variant Name>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A4	Document Number JE50 SB	Rev SB
------------	----------------------------	-----------

RT9025 for 2D5V_S0



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RT9025(2D5V_S0)

Size
A4

Document Number

JE50 SB

Rev
SB

Date: Friday, April 01, 2011

Sheet 48 of 102

INVERTER POWER



Diagram illustrating the HDMI input section of the TDA19841 circuit. The diagram shows the connection of the HDMI cable to the TDA19841 chip and the associated power and signal lines.

Key Components and Connections:

- HDMI Connector (SKT-HDMI):** Connected to the HDMI input pins of the TDA19841 chip.
- Power Supply:** 5V and 10V supply lines are connected to the chip. A 5V tolerance section is shown for the 85 GPU HDMI CLK and 85 GPU HDMI DATA signals.
- Resistors:** Various resistors are used for signal conditioning and pull-up/pull-down, including RS101, RS126, RS127, RS128, RS112, RS110, RS108, RS101, and RS113.
- Capacitors:** Capacitors C5102 and C5101 are used for decoupling and filtering.
- Fuse:** A fuse (FUSE 1D1ABV-40P-U) is connected to the 5V supply line.
- Signal Lines:** The HDMI input signals (HDMI DATA2 R, G, B, C, HDMI DATA1 R, G, B, C, HDMI DATA0 R, G, B, C, HDMI CLK R, G, B, C) are connected to the chip. The output of the chip is connected to the HDMI output lines (HDMI DATA2 R, G, B, C, HDMI DATA1 R, G, B, C, HDMI DATA0 R, G, B, C, HDMI CLK R, G, B, C).

Notes:

- Outputs are open drain and 5-V tolerant. External pull-up resistors to 5 V are required. These signals must be pulled high (to 3.3 V or 5 V) before VDDC is powered up.
- conform by NXP FAE
Do not need PU Res,
Reserve PU Res for debug futur

[illegible]

Close to VGA chip

HDMI CLK R C#
HDMI CLK R C#
HDMI DATA0 R C#
HDMI DATA0 R C#
HDMI DATA1 R C#
HDMI DATA1 R C#
HDMI DATA2 R C#
HDMI DATA2 R C#

Checklist:
Suggestion to stuff 499-ohm for DIS
P/N: 64.49905.6DL

5V 50
0721 -SA
ESD Protected: 2KV
R513
100KR2J-1-GP
2N7002-5-GP
84.2N702.J31
2ND = 84.2N702.031

```

confrim by NXP FAE
Do not need PU Res,
Reserve PU Res for debug furtur

```

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
HDMI Level Shifter/Connector			
Size A2	Document Number		Rev
	JE50 SB		SB
Date:	Friday, April 01, 2011	Sheet 51 of	102

(Blanking)

<Variant Name>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------



(Blanking)

<Variant Name>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------



(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size A4	Document Number JE50 SB	Rev SB
------------	----------------------------	-----------

Date: Friday, April 01, 2011Sheet 54 of 102

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ITP			
Size A4	Document Number JE50 SB		Rev SB
Date:	Friday, April 01, 2011	Sheet 55 of	102

SSID = SATA


SATA HDD Connector



ODD Connector

SATA_RX- and SATA_RX+ Trace
Length match within 10 mil




Following AMD routing table



If support Zero Power ODD

Stuff R5604, R5612, Q5601 and R5613 TC5604 and U5601

DY R5603



When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON

<Variant Name>	
緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title HDD/ODD	
Size A3	Document Number JE50 SB
Date: Friday, April 01, 2011	Sheet 56 of 102


(Blanking)

<Variant Name>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title ESATA/USB Charger		
Size A4	Document Number JE50 SB	Rev SB
Date: Friday, April 01, 2011		Sheet 57 of 102

SSID = AUDIO


Speaker Connector




MIC IN




SPI FLASH ROM (2M byte) for KBC



SSID = RBATT



110221 SB Change from port2 to port1



**USB 3.0 Connector
Pin definition**

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0

Size
A4

Document Number

JE50 SB



Rev
SB

Date: Friday, April 01, 2011


Sheet 62 of 102

ANNIE Bluetooth Module

1.5A / High Active Voltage 2V



<Variant Name>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLUE TOOTH			
Size A4	Document Number JE50 SB		Rev SB
Date:	Friday, April 01, 2011	Sheet 63 of	102

(Blanking)

<Variant Name>




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number JE50 SB	Rev SB
Date: Friday, April 01, 2011		Sheet 64 of 102

R6504~R6509 close to Debug connector



Title			
WLAN			
Size A3	Document Number		Rev
	JE50 SB		SB
Date:	Friday, April 01, 2011		Sheet 65 of 102

Mini Card Connector(WWAN)



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN

Size

Document Number

JE50 SB

Rev

SB

Date: Friday, April 01, 2011

Sheet 66 of 102

(Blanking)


<Variant Name>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Reserved		
Size	Document Number				Rev
A4	JE50 SB				SB
Date: Friday, April 01, 2011			Sheet	67	of 102


Power button LED





Power STDBY_LED




Battery LED2 (DC_BATFULL)



Battery LED1 (CHARGE)





FRONT_PWRLED#_Q R6801 330R2F-GP
STDBY_LED#_Q R6802 470R2F-GP
DC_BATFULL#_Q R6803 330R2F-GP
CHARGE_LED#_Q R6804 470R2F-GP




FRONT_PWRLED#_Q EC6801 DY SCD1U10V2KX-4GP
CHARGE_LED#_Q EC6802 DY SCD1U10V2KX-4GP
STDBY_LED#_Q EC6803 DY SCD1U10V2KX-4GP
DC_BATFULL#_Q EC6804 DY SCD1U10V2KX-4GP

SATA HDD LED




WLAN_LED

From module



3G LED

From module




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LED Bard/Power Button		
Size	Document Number	Rev
A3	JE50 SB	SB
Date:	Friday, April 01, 2011	Sheet 68 of 102

2nd = 20.K0255.026





```

MB PIN DEFINE 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
KB PIN DEFINE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

```



20.K0315.012
2nd = 20.K0370.012



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

[illegible]

Key Board/Touch Pad

Size
A4


Document Number

JE50 SB

Rev	SB
-----	----

Date: Friday, April 01, 2011

Sheet 69 of 102



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4

Document Number


JE50 SB

Rev
SB


Date: Friday, April 01, 2011

Sheet 70 of 102

110218 SB BOM Change



HDT+ Connectors



CRB:placed 0-ohm
Checklist: If both SCAN and HDT+ header are implement
placed 15-ohm

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Dubug connector		
Size A4	Document Number JE50 SB	Rev SB
Date: Friday, April 01, 2011	Sheet 71 of	102


(Blanking)

<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	JE50 SB		SB
Date: Friday, April 01, 2011		Sheet 73 of	102

SD/XD/MS Card Reader

SSID = SDIO



Pin No.	SD/MMC	MS/MS PRO	xD
P1	xD-R/B		2P
P2	xD-RE		3P
P3	xD-CE		4P
P4	xD-CLE		5P
P5	xD-ALE		6P
P6	xD-WE		7P
P7	xD-WP		8P
P8	xD-D0		10P
P9	xD-D1		11P
P10	SD-DAT2	8P	
P11	SD-DAT3	1P	
P12	SD-CMD	2P	
P13	4in1-GND	3P/8P	1P/10P 1P/9P
P14	MS-VCC	8P	
P15	MS-SCLK	8P	
P16	MS-DATA3	7P	
P17	MS-INS	6P	
P18	MS-DATA2	5P	
P19	MS-DATA0	4P	

Pin No.	SD/MMC	MS/MS PRO	xD
P20	MS-DATA1		3P
P21	MS-BS		2P
P22	4in1-GND	3P/8P	1P/10P 1P/9P
P23	SD-VCC	4P	
P24	SD-CLK	5P	
P25	SD-DAT0	7P	
P26	xD-D2		12P
P27	xD-D3		13P
P28	xD-D4		14P
P29	SD-DAT1	8P	
P30	xD-D5		15P
P31	xD-D6		16P
P32	xD-D7		17P
P33	xD-VCC		18P
P34	xD-CO-SW		18P
P35	SD-WP-SW	SD-WP-SW	
P36	SD-CO-SW	SD-CO-SW	
P37	4 IN 1-GND	SD-WP/CO-SW-GND	
P38			

<Variant Name>

Card-reader Off-Page

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


CARD Reader CONN

Size A4 Document Number **JE50 SB** Rev **SB**

Date: Friday, April 01, 2011 Sheet 74 of 102

(Blanking)

<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number JE50 SB		Rev SB
Date: Friday, April 01, 2011		Sheet 75 of	102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved	
Size A4	Document Number JE50 SB
Date Friday, April 01, 2011	Rev SB
Sheet 76 of 102	

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

JE50 SB

Rev
SB


Date: Friday, April 01, 2011

Sheet 78 of 102

(Blanking)

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number JE50 SB	Rev SB
Date: Friday, April 01, 2011		Sheet 80 of 102



(Blanking)

<Variant Name>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size A4	Document Number JE50 SB	Rev SB
------------	----------------------------	-----------

```
110221 SB Change from port1 to port3
110221 SB Change from port0 to port2
```




USB3 CARD

```
110217
change from port8 to port0
```




<Variant Name>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
IO Board Connector	
Size A4	Document Number JE50 SB
Date: Friday, April 01, 2011	Rev SB
Sheet 82 of 102	



CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE	
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0
RESERVED	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (256MB)
RESERVED	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSYSN		X	1



JTAG SIGNAL OPTION			
Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC

<Variant Name>



















緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **GPU PCIe(STRAPPING(1/5))**

Size: Custom Document Number: **JE50 SB** Rev: **SB**

Date: Friday, April 01, 2011 Sheet: 83 of 102

Table with 10 columns: Address, DVPDATA[3:0], Vendor, PN, Speed, Rev, D, Die, NEW, I. It lists various memory modules and their specifications.








ESD Proceted:2KV




Two circuit diagrams showing the connection of the ADXL345 to the PX101. The top diagram shows the connection for $V_{gs(th)} = 0.7-1.5 \text{ V}$, and the bottom diagram shows the connection for $V_{gs(th)} = 1-1.8 \text{ V}$. Both diagrams include a 3D3V_VGA_S0 input, a 5V_S0 input, and a BIF_VDDC input. The ADXL345 is connected to the PX101 via a 40-pin connector.

<Variant Name>					
		緯創資通		Wistron Corporation 21F, 8C, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.	
Title					
GPU POWER(4/5)					
Size A2	Document Number				Rev
	JE50 SB				1B
70597-00001-001			Revised	on	at



<Variant Name>

緯創資通 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU-VRAM3,4 (2/4)			
Size A3	Document Number JE50 SB	Rev SB	
Date: Friday, April 01, 2011	Sheet 89	of	102



[illegible]
$$V_{out} = 0.75V * [1 + R1 / (R2 // R4)]$$

$$V_{out} = 0.75V * (1 + R1 // R2)$$

Field side feedback 3D mark, D2D low % error
Increase voltage to 1.15V for suffer weak VGA





$$\begin{aligned} V_{out} &= 0.75V * [1 + R1 / (R2 // R3 // R4)] \\ V_{out} &= 0.75V * [1 + R1 / (R2 // R4)] \\ V_{out} &= 0.75V * (1 + R1 // R2) \end{aligned}$$

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
RT8208B +VGA CORE			
Size A2	Document Number	Rev	
	JE50 SB	SB	
Date:	Friday, April 01, 2011	Sheet 92 of 102	



after VGA_Core

	PE_GPI00	PE_GPI01
dGPU mode	H	H
IGPU	L	L
IGPU with BACO	H	H



```
3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Cores should ramp-up before 1V_VGA_S0
1V_VGA_S0 should ramp up before 1D8V_VGA_S0
1D5V_VGA_S0 sequence no define specially

So 1D5V_VGA_S0 EN have to fine tune RC delay
after 1V_VGA_S0
```



CRT Hsync & Vsync level shift

83.85 VGA_CRT_HSYNC
83.85 VGA_CRT_VSYNC

19 CRT_HSYNC
19 CRT_VSYNC

UMA_PX

CRT_HSYNC R
CRT_VSYNC R

5V S0

C9401
SCD1U16V2Y-2GP

R9407
0R0402-PAD

R9410
10R2J-2GP

R9409
10R2J-2GP

CRT_HSYNC CON
CRT_VSYNC CON

CRT_HSYNC1
CRT_VSYNC1


U9400
TC74VHCT125AFTQK2M-GP
73.74125.F0B
2nd = 73.74125.L13
3rd = 73.74125.L12


U9401
TC74VHCT125AFTQK2M-GP
73.74125.F0B
2nd = 73.74125.L13
3rd = 73.74125.L12

73.74125.F0B
2nd = 73.74125.L13
3rd = 73.74125.L12

(Blanking)

<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A	Document Number JE50 SB		Rev SB
Date: Friday, April 01, 2011		Sheet 95 of	102



(Blanking)

<Variant Name>

緯創資通



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------


110223 SB RF Solution





Check test point



Test Point放在Dimm Door打開可量測處



SYSTEM THERMAL



Modify list

65 W: PR4007 -> 187K(64.18735.6DL)
90 W: PR4007 -> 121K (64.12135.6DL)

UMA and PX R5114 ~ R5121 -> 604-ohm (64.60405.6DL)
Diserete -> R5114 ~ R5121-> 499-ohm(64.49905.6DL)

R8332 stuff 1K for Mannhatton VGA
stuff 5.1K(64.51015.6DL) for Vancouver VGA

if use LVDS L8711,L8709 stuff 0-ohm 0603
if use LVDS L8701,L8708 stuff bead 0603

if use EDP L8711,L8709 stuff bead 0603 ohm
if use EDP L8701,L8708 stuff 0-ohm 0603


<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change History			
Size	Document Number		Rev
A4	JE50 SB		SB
Date:	Friday, April 01, 2011	Sheet 98 of	102

POWER SEQUENCE

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
POWER SEQUENCE		
Size	Document Number	Rev
A4	JE50 SB	SB
Date:	Friday, April 01, 2011	Sheet 99 of 102



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Power Block Diagram			
Size	Document Number		Rev
A3	JE50 SB		SB
Date:	Friday, April 01, 2011	Sheet 100 of	102



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

Title

SMBUS BLOCK DIAGRAM

Size

Document Number

Rev

A2

JE50_SB

SB

Date: Friday, April 01, 2011

Sheet 101 of 102

Thermal Block Diagram

Audio Block Diagram

