

Garda-D Block Diagram

(Discrete)

Project code: 91.4A901.001
PCB P/N : 55.4A901.XXX
REVISION : 05217-1
(Hannstar, ACCL)

-1M-0111

PCB STACKUP

TOP
GND
S
S
VCC
S
GND
BOTTOM

SYSTEM DC/DC
TPS51120 40

INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5

SYSTEM DC/DC
TPS51124 41

INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D8V_S3

TPS51100 43	1D8V_S3	DDR_VREF_S0
APL5332KAC 43	3D3V_S0	2D5V_S0
APL5912-U 43	1D8V_S3	1D5V_S0

1D8V_S3	1D5V_S0
---------	---------

MAXIM CHARGER
MAX8725 42

INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 4.0A UP+5V 5V 100mA

CPU DC/DC
ISL6262 38,39

INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0~1.3V 44A


ATI M54 DC/DC
FAN5234 52

INPUTS	OUTPUTS
DCBATOUT	VGA_CORE_S0
APL5331KAC 43	
1D8V_S0	1D2V_S0

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

BLOCK DIAGRAM		
Size A3	Document Number AG1	Rev -1M
Date: Wednesday, January 11, 2006	Sheet 1 of 53	



A

B

ICH7M Integrated Pull-up
and Pull-down Resistors

ICH7-M EDS 17837 1.5V1

EE_DIN,EE_DOUT, GNT[3:0], GPIO[25], GNT[4]#/GPIO48, GNT[5]#/GPO17, PME#, LAD[3:0]#/FHW[3:0]#, LAN_RXD[2:0] LDRQ[0], LDRQ[1]/GPIO[41], PWRBTN#, TP[3]	ICH7 internal 20K pull-ups
DD[7], DDREQ	ICH7 internal 11.5K pull-downs
ACZ_BIT_CLK, ACZ_RST#, ACZ_SDIN[2:0], ACZ_SDOUT,ACZ_SYNC, DPRSLPVR/GPIO16, EE_CS,SPI_ARB, SPI_CLK, SPKR,	ICH7 internal 20K pull-downs
USB[7:0][P,N]	ICH7 internal 15K pull-downs
SATALED#	ICH7 internal 15K pull-up
LAN_CLK	ICH7 internal 100K pull-down

3

ICH7M IDE Integrated Series
Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

ICH7M Functional Strap Definitions

page 16

Signal	Usage/When Sampled	Comment
ACZ_SDOUT	XOR Chain Entrance/ PCIE Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h)
ACZ_SYNC	PCIE bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
EE_CS	Reserved	This signal should not be pull high.
EE_DOUT	Reserved	This signal should not be pull low.
GNT2#	Reserved	This signal should not be pull low.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT5#/ GPIO17#, GNT4#/ GPIO48	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT5# is MSB, 01-SPI, 10-PCI, 11-LPC.
DPRSLPVR	Reserved	This signal should not be pull high.
GPIO25	Reserved. Rising Edge of RSMRST#.	This signal should not be pull low.
INTVRMEN	Integrated VccSus1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05 VRM when sampled high
LINKALERT#	Reserved	Requires an external pull-up resistor.
REQ[4:1]#	XOR Chain Selection. Rising Edge of PWROK.	TBD, Chapter 8.
SATALED#	Reserved	This signal should not be pull low.
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH7 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.

C

954305D 27Mhz/LCDCLK Spread
and Frequency Selection Table

SS3 Byte9 bit 7	SS2 bit6	SS1 bit5	SS0 bit4	Spread Amount%
0	0	0	0	-0.50 Down
0	0	0	1	-1.00 Down
0	0	1	0	-1.50 Down
0	0	1	1	-2.00 Down
0	1	0	0	-0.75 Down
0	1	0	1	-1.25 Down
0	1	1	0	-1.75 Down
0	1	1	1	-2.25 Down
1	0	0	0	+0.25 Center
1	0	0	1	+0.5 Center
1	0	1	0	+0.75 Center
1	0	1	1	+1.0 Center
1	1	0	0	+0.25 Center
1	1	0	1	+0.5 Center
1	1	1	0	+0.75 Center
1	1	1	1	+1.0 Center

page 3

PCI Routing

page 16

	IDSEL	INT -> PIRQ	REQ/GNT
7412	22	$\begin{matrix} A \rightarrow G \\ C \rightarrow F, B \rightarrow B \\ C \rightarrow G \end{matrix}$	0
MiniPCI	21	$\begin{matrix} A/C \\ B/D \end{matrix} \rightarrow \begin{matrix} E \\ E \end{matrix}$	1
LAN	23	A -> H	2

D

E

Calistoga Strapping Signals and
Configuration

EDS 17050 0.71

page 7





Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 =Mobile CPU(Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal Operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCRTL _DATA	SDVO Present	0 = No SDVO Card present (Default) 1= SDVO Card present

NOTE: All strap signals are sampled with respect to the leading
edge of the Calistoga GMCH PWORK in signal.

History

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reference		
Size A3	Document Number AG1	Rev SD
Date: Tuesday, January 10, 2006		
Sheet 2		of 53





VCC_CORE_S0

VCC_CORE_S0

U72C

A7	VCC[001]	VCC[088]	AB20
A9	VCC[002]	VCC[069]	AB7
A10	VCC[003]	VCC[070]	AC7
A12	VCC[004]	VCC[071]	AC9
A13	VCC[005]	VCC[072]	AC12
A15	VCC[006]	VCC[073]	AC13
A17	VCC[007]	VCC[074]	AC15
A18	VCC[008]	VCC[075]	AC17
A20	VCC[009]	VCC[076]	AC18
B7	VCC[010]	VCC[077]	AD7
B9	VCC[011]	VCC[078]	AD9
B10	VCC[012]	VCC[079]	AD10
B12	VCC[013]	VCC[080]	AD12
B14	VCC[014]	VCC[081]	AD14
B15	VCC[015]	VCC[082]	AD15
B17	VCC[016]	VCC[083]	AD17
B18	VCC[017]	VCC[084]	AD18
B20	VCC[018]	VCC[085]	AE9
C9	VCC[019]	VCC[086]	AE10
C10	VCC[020]	VCC[087]	AE12
C12	VCC[021]	VCC[088]	AE13
C13	VCC[022]	VCC[089]	AE15
C15	VCC[023]	VCC[090]	AE17
C17	VCC[024]	VCC[091]	AE18
C18	VCC[025]	VCC[092]	AE20
D9	VCC[026]	VCC[093]	AE19
D10	VCC[027]	VCC[094]	AE10
D12	VCC[028]	VCC[095]	AE12
D14	VCC[029]	VCC[096]	AE14
D15	VCC[030]	VCC[097]	AE15
D17	VCC[031]	VCC[098]	AE18
D18	VCC[032]	VCC[099]	AE19
E7	VCC[033]	VCC[100]	AE20
E9	VCC[034]		
E10	VCC[035]	VCCP[01]	V6
E12	VCC[036]	VCCP[02]	G21
E13	VCC[037]	VCCP[03]	J6
E15	VCC[038]	VCCP[04]	K6
E17	VCC[039]	VCCP[05]	M6
E18	VCC[040]	VCCP[06]	K21
E20	VCC[041]	VCCP[07]	M21
F7	VCC[042]	VCCP[08]	N21
F9	VCC[043]	VCCP[09]	N6
F10	VCC[044]	VCCP[10]	R21
F12	VCC[045]	VCCP[11]	R8
F15	VCC[046]	VCCP[12]	T21
F17	VCC[047]	VCCP[13]	T6
F18	VCC[048]	VCCP[14]	V21
F20	VCC[049]	VCCP[15]	W21
F20	VCC[050]	VCCP[16]	
AA7	VCC[051]		
AA9	VCC[052]	VCCA	B26
AA10	VCC[053]		
AA12	VCC[054]		
AA13	VCC[055]		
AA15	VCC[056]		
AA17	VCC[057]	VID[0]	AD6
AA18	VCC[058]	VID[1]	AE5
AA20	VCC[059]	VID[2]	AF4
AB9	VCC[060]	VID[3]	AE3
AC10	VCC[061]	VID[4]	AE2
AB10	VCC[062]	VID[5]	AE2
AB12	VCC[063]	VID[6]	AE2
AB14	VCC[064]		
AB15	VCC[065]		
AB17	VCC[066]		
AB18	VCC[067]		

AB20	VCC[088]
AB7	VCC[069]
AC7	VCC[070]
AC9	VCC[071]
AC12	VCC[072]
AC13	VCC[073]
AC15	VCC[074]
AC17	VCC[075]
AC18	VCC[076]
AD7	VCC[077]
AD9	VCC[078]
AD10	VCC[079]
AD12	VCC[080]
AD14	VCC[081]
AD15	VCC[082]
AD17	VCC[083]
AD18	VCC[084]
AE9	VCC[085]
AE10	VCC[086]
AE12	VCC[087]
AE13	VCC[088]
AE15	VCC[089]
AE17	VCC[090]
AE18	VCC[091]
AE20	VCC[092]
AE19	VCC[093]
AE10	VCC[094]
AE12	VCC[095]
AE14	VCC[096]
AE15	VCC[097]
AE18	VCC[098]
AE19	VCC[099]
AE20	VCC[100]

1D05V_S0

Layout Note

R285 0R0402-PAD

C369

SCD1U10V2KX-4GP

VCC_CORE_S0

1D5V_VCCA_S0

1D5V_S0

L22

HCB1608KF121T30-GP

68.00230.041

C673

SCD1U10V2KX-4GP

VCC_CORE_S0

C674

SCD01U18V2KX-3GP

VCC_CORE_S0

R300 100R2F-L1-GP-U

VCC_SENSE 38

VSS_SENSE 38

R298 100R2F-L1-GP-U

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0


VCC_CORE_S0

VCC_CORE_S0


VCC_CORE_S0

VCC_CORE_S0


VCC_CORE_S0





Place them near to the chip (< 0.5")










HOST














- U71H**
- VCCSYNC
 - VCC_TXLVDS0
 - VCC_TXLVDS1
 - VCC_TXLVDS2
 - VCC3G0
 - VCC3G1
 - VCC3G2
 - VCC3G3
 - VCC3G4
 - VCC3G5
 - VCC3G6
 - VCCA_3GPLL
 - VCCA_3GBG
 - VSSA_3GBG
 - VCCA_CRTDAC0
 - VCCA_CRTDAC1
 - VSSA_CRTDAC
 - VCCA_DPLLA
 - VCCA_DPLLB
 - VCCA_HPLL
 - VCCA_LVDS
 - VSSA_LVDS
 - VCCA_MPLL
 - VCCA_TVBG
 - VSSA_TVBG
 - VCCA_TVDACA0
 - VCCA_TVDACA1
 - VCCA_TVDACB0
 - VCCA_TVDACB1
 - VCCA_TVDACC0
 - VCCA_TVDACC1
 - VCCD_HMPLL0
 - VCCD_HMPLL1
 - VCCD_LVDS0
 - VCCD_LVDS1
 - VCCD_LVDS2
 - VCCD_TVDAC
 - VCC_HV0
 - VCC_HV1
 - VCC_HV2
 - VCCD_QTVDAC
 - VCCAUX0
 - VCCAUX1
 - VCCAUX2
 - VCCAUX3
 - VCCAUX4
 - VCCAUX5
 - VCCAUX6
 - VCCAUX7
 - VCCAUX8
 - VCCAUX9
 - VCCAUX10
 - VCCAUX11
 - VCCAUX12
 - VCCAUX13
 - VCCAUX14
 - VCCAUX15
 - VCCAUX16
 - VCCAUX17
 - VCCAUX18
 - VCCAUX19
 - VCCAUX20
 - VCCAUX21
 - VCCAUX22
 - VCCAUX23
 - VCCAUX24
 - VCCAUX25
 - VCCAUX26
 - VCCAUX27
 - VCCAUX28
 - VCCAUX29
 - VCCAUX30
 - VCCAUX31
 - VCCAUX32
 - VCCAUX33
 - VCCAUX34
 - VCCAUX35
 - VCCAUX36
 - VCCAUX37
 - VCCAUX38
 - VCCAUX39
 - VCCAUX40

POWER


- VTT_0
- VTT_1
- VTT_2
- VTT_3
- VTT_4
- VTT_5
- VTT_6
- VTT_7
- VTT_8
- VTT_9
- VTT_10
- VTT_11
- VTT_12
- VTT_13
- VTT_14
- VTT_15
- VTT_16
- VTT_17
- VTT_18
- VTT_19
- VTT_20
- VTT_21
- VTT_22
- VTT_23
- VTT_24
- VTT_25
- VTT_26
- VTT_27
- VTT_28
- VTT_29
- VTT_30
- VTT_31
- VTT_32
- VTT_33
- VTT_34
- VTT_35
- VTT_36
- VTT_37
- VTT_38
- VTT_39
- VTT_40
- VTT_41
- VTT_42
- VTT_43
- VTT_44
- VTT_45
- VTT_46
- VTT_47
- VTT_48
- VTT_49
- VTT_50
- VTT_51
- VTT_52
- VTT_53
- VTT_54
- VTT_55
- VTT_56
- VTT_57
- VTT_58
- VTT_59
- VTT_60
- VTT_61
- VTT_62
- VTT_63
- VTT_64
- VTT_65
- VTT_66
- VTT_67
- VTT_68
- VTT_69
- VTT_70
- VTT_71
- VTT_72
- VTT_73
- VTT_74
- VTT_75
- VTT_76









PARALLEL TERMINATION



Decoupling Capacitor



LAUNCH BD CONN




Pin	Symbol
1	5V
2	USB-
3	USB+
4	GND
5	GND


Pin	Symbol
1	Vin
2	Vin
3	PWM
4	BLON
5	GND
6	GND

Pin	Symbol
1	3V_S0
2	PWRBTN#
3	PROGRAM#
4	EBUTTON#
5	INTERNET#
6	MAIL#
7	NC
8	MAIL_LED#
9	PWR_B_LED#
10	NC
11	INT_MICP
12	INT_MICN

LCD/INVERTER/CCD CONN





LED BD CONN



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
LCD / LAUNCH / LEDs	
Title Size Custom Document Number Date: Tuesday, January 10, 2006	Rev AG1 Sheet 13 of 53

2nd source: 20.K0185.012




LED	V	V	V	V
Button	V	V	V	V
Bluetooth Wireless Charger Power2				

Charger:
 OFF : Battery or DC only
 Orange : Charging
 Orange Blink : Battery low
 Power:
 Green : S0
 Orange : S3
 Orange Blinking : Enter S4


CRT I/F & CONNECTOR

Layout Note:
Place these resistors
close to the CRT-out
connector


Ferrite bead impedance: 10 ohm@100MHz




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.






Hsync & Vsync level shift




DDC_CLK & DATA level shift




TV OUT CONN










TEMP.	Digital Output Data Bits			
	Sign	MSB	LSB	EXT
+127.875	0	111	1111	111
+126.375	0	111	1110	011
+25.5	0	001	1001	100
+1.75	0	000	0001	110
+0.5	0	000	0000	100
+0.125	0	000	0000	001
-0.125	1	111	1111	111
-1.125	1	111	1110	111
-25.5	1	110	0110	100
-55.25	1	100	1000	110
-65.000	1	011	1111	000

Dummy when G792 enhanced T8 function

HW thermal shut down temperature setting 95 degree (18D2 Ohm), 85 degree (25.699 Ohm). Put the back of CPU.




Thermal Get Setting

Sensor	Setting	T6	T7
Sensor 0	CPU DTS	98	100
Sensor 1	G792-1 CPU	98	100
Sensor 2	G792-2 System	78	83
Sensor 3	G792-3 VGA	110	115



<Variant Name>



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Thermal/Fan Controller G792	
Size	Document Number
Custom	AG1
Date: Tuesday, January 10, 2006	Sheet 19 of 53
Rev	SC

SATA Connector



CDROM Connector



[illegible]


15,28 ACZ_SDATAOUT >>>
 15,28 ACZ_SYNC >>>
 15 ACZ_SDATIN1 >>>
 15,28 ACZ_RST# >>>

ACZ module components:
 R494 39R2J-1-GP
 C562 SC22P50V2JN-4GP
 C564 SC1U10V3KX-3GP
 R495 100KR2J-1-GP



20.F0604.012 module components:
 AMP-CONN12A-GP
 MDC1
 MH1
 MH2

2nd source: 20.F0604.012







Mini Card Connector



1394 Connector




Bottom VIEW




Title		MINI CARD / 1394	
Size	Document Number	Rev	
A3	AG1	-1M	
Date: Tuesday, January 10, 2006	Sheet	26	of 53


PCMCIA Socket




Cardbus I/F




Power switch





AUDIO OP AMPLIFIER





Pin No.		Pin No.
1	3D3V_AUX_KBC	2
3	H8_RESET#	4
5	KBC_AC_IN#	6
7	LID_CLOSE#	8
9	PM_SLP_S3#	10






VISHAY FIR/CIR Module

Layout Guide:
(1) FIR_3D3V : 30 mils,
(2) C583, C581 close
to U32

Place C581
,C583 near Pin1
and Pin6




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
SIO 87381 / FIR		
Size	Document Number	Rev
A3	AG1	-1
Date: Tuesday, January 10, 2006	Sheet 32 of 53	

Internal KeyBoard Connector




Keyboard matrix (from vendor)


	US	Eur	Jap	Ohter
MATRIXID0#	1	0	1	0
MATRIXID1#	1	1	0	0

	Low Active
PSW_CLR#	1 - 5 ON
NC	2 - 6 ON
KBC_MATRIX1	3 - 7 ON
KBC_MATRIX2	4 - 8 ON


31 KROW[1..8] <<<
 31 KCOL[1..16] <<<




2nd source: 20.K0198.025




COVER SWITCH




TOUCH PAD




SCROLL KEY



2nd source: 62.40009.341



Planar
ID(2,1,0)
SA: 0,0,0
SB: 0,0,1
SC: 0,1,0
SD: 0,1,1
-1: 1,0,0




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
KEYBOARD/TOUCHPAD	
Title Size A3 Date: Tuesday, January 10, 2006	Document Number AG1 Sheet 33 of 53
Rev SC	




7,16,20,26,30,31,32,35,45 PLT_RST1#
31,32 GF_LPC_LFRAME#
3 PCLK_FWH
15 FWH_INIT#
16 EXT_FWH#

GOLDEN FINGER FOR DEBUG BOARD



Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46


-1 Modify




SPI FLASH ROM
8M Bits

SOIC 200 Socket P/N:
Wieson: 62.10076.001
SPI ROM:
SST25LF080A: 72.25080.E01
SST25VF080B : 72.25080.G01
ST M25P80: 72.25P80.001





TOP VIEW




(BOTTOM VIEW)



Aux Power



Run Power



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RUN and AUX POWER

Size
A3

Document Number


AG1


Rev
-1M


Date: Tuesday, January 10, 2006

Sheet 36 of 53

53







Iomax=11A
Qg=9.8nC,
Rdson=20~25mohm

Iomax=11A
Qg=9.8nC,
Rdson=19.6~24mohm

Iomax=11A
Qg=9.8nC,
Rdson=20~25mohm

Iomax=11A
Qg=9.8nC,
Rdson=19.6~24mohm

GS 10*10*4 4D7uH
L37 DCR=25mohm, Isat=6A
5V Iomax=6A
OCP>12A

TC13
ST220U6D3VDM-15GP
NEC 220uF, V size
ESR=25mohm
Iripple=2.2A

3D3V Iomax=6A
OCP>12A

TC12
ST220U6D3VDM-15GP
NEC 220uF, V size
ESR=25mohm
Iripple=2.2A

$$V_{out}=1V \cdot (R1+R2) / R2$$

For TPS51120,
Vout=5V



1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

Vout=3.3V



1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.

	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 590k/CH2	290k/CH1 440k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1,EN2	switcher OFF	not use	Switchchr ON	Switcher ON
EN3,EN5	LDO OFF	not use	LDO ON	VREG3 on

1D05V_S0/7A OCP>=14A



1D8V / 7.0A OCP>=14A



16,31,43 PM_SLP_S5
16,18,30,31,36,43,52 PM_SLP_S3

1D05V Iomax=7A
OCP>14A

Voutsetting=1.051V

Panasonic 220uF ESR=15mohm
Iripple=2.7A

$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$
 $I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in}-V_{out}) * V_{out}) / V_{in})$

$V_{out} = 0.75V * (R1+R2) / R2$


	GND	OPEN	V5FILT
TONSEL	230k/CH1 283k/CH2	283k/CH1 346k/CH2	346k/CH1 423k/CH2

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	TPS51124 1D8V_S3/1D05V_S0		
Size	A3	Document Number	AG1
Date	Tuesday, January 10, 2006	Sheet	41 of 53



ID = 10A @
VGS = 10V

AC_IN Threshold 2.089V Max.
AC_IN > 2.089V --> AC DETECT

SET Vout MAX VCELL= 4.1998V/CELL
VBAT=CELL*VCELL==>VCELL=VBAT/CELL
=VREF+ (VVCTL-1.8) /9.52 =4.1998V

LDO : 5.40V (< 5mA)

V_REF : 4.2235V (<500uA)





ISOURCE_MAX = (0.075/R465) * (VCLS/VREF)
= 4.1A
So, Constant Power = 19V * 4.1A = 77.9W

Pre-CHG I = 305mA
BATA_CHG_I = (0.075/R477) * (VICTL/3.6)
= 3.0A
BATB_CHG_I = (0.075/R477) * (VICTL/3.6)
= 2.46A


Current limit setting:
85W (85W/20V=4.25A)

<Variant Name>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CHARGER_MAX8725		
Size A3	Document Number AG1	Rev -1
Date: Tuesday, January 10, 2006 Sheet 42 of 53		



ADAPTER IN CIRCUIT



MAIN BATTERY CONNECTOR



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size
A3

Document Number


AG1

Rev
-1

Date: Tuesday, January 10, 2006


Sheet 44 of 53

**PCIE TEST POINTS MUST BE WITHIN 250 MILS
OF THE ASIC BALL WITH POSITIVE AND NEGATIVE
SIGNALS THE SAME DISTANCE**



PCIE SIGNALS CONNECT TO ROOT COMPLEX

**REFER TO PCI EXPRESS DESIGN GUIDE
FOR RECOMMENDED AC COUPLING CAPS
PLACEMENT ALONG THE TX INTERCONNECT**




M54P:71.0M54P.A0U
M56P:71.0M56P.B0U

VGA THERMAL SENSOR




Place near GPU

IT IS REQUIRED TO DESIGN IN A THERMAL SENSOR
TO FACILITATE THERMAL EVALUATION AND TO PROTECT THE ASIC



MEM_ID0	MEM_ID2		MEM	SIZE	VENDOR	CHIP
MEM_ID1	MEM_ID3					
1	0	0	64M	16M*16	Hynix	x2
0	1	1	64M	16M*16	Infineon	x2
0	1	1	128M	16M*16	Samsung	x4
0	1	0	256M	32M*16	Samsung	x4
0	1	0	128M	16M*16	Infineon	x4
1	1	0	256M	32M*16	Infineon	x4
1	0	0	128M	16M*16	Hynix	x4
0	0	0	256M	32M*16	Hynix	x4

STRAPS	PIN	DESCRIPTION OF RECOMMENDED SETTING	RECOMMENDED
STRAP_B_PTX_PWRS_ENB	GPIO0	TRANSMITTER POWER SAVINGS ENABLE - FULL TX OUTPUT SWING	INSTALL 10K RESISTOR
STRAP_B_PTX_DEEMPH_EN	GPIO1	TRANSMITTER DE-EMPHASIS ENABLE DEPENDS ON PCIE CHIPSET BEING USED FOR M26X,M5X INSTALL WITH ATI RS480,RS400,RX480, RC410,RS482 CHIPSETS FOR M26X ONLY DO NOT INSTALL WITH INTEL 915PM CHIPSET	TBD
RSVD	GPIO(3:2)	NO ATI FEATURE ENABLED	DO NOT INSTALL 10K RESISTORS
REVERSE LANES DEBUG ACCESS	GPIO4	NOT REVERSED LANE (M26X) NO DEBUG ACCESS (M52P,M54P,M56P)	DO NOT INSTALL 10K RESISTOR
STRAP_FORCE_COMPLIANCE sets the desired PCIE PLL bandwidth for M5x parts.	GPIO5	DO NOT FORCE COMPLIANCE STATE QUICKLY (M26X) NO ATI FEATURE ENABLED (M52P,M54P,M56P)	INSTALL 10K RESISTORS
COMMON MODE RANGE RSVD	GPIO6	NORMAL RANGE (M26X) NO ATI FEATURE ENABLED (M52P,M54P,M56P)	DO NOT INSTALL 10K RESISTORS
DEBUG ACCESS FORCE_COMPLIANCE	GPIO8	NO DEBUG ACCESS (M26X) DON'T FORCE COMPLIANCE STATE(M52P,M54P,M56P)	DO NOT INSTALL 10K RESISTORS
ROMIDCFG(3:0)	GPIO[9,13:11]	SERIAL FLASH ROM TYPE (M26X,M52P,M54P,M56P) - SERIAL M25P10 ROM	1011
MEMORY APERTURE SIZE	GPIO[13:11]	IF NO ROM GPIO11(M26X) AND GPIO12,13(M52,M54,M56) SET MEMORY APERTURE SIZE SEE M26X,M54X,M56X DATA BOOK FOR MEMORY,FRAME BUFFER APERTURE SETTINGS	TBD
MEM_TYPE	MEMID (3:0)	MEMORY TYPE AND SPEED SELECT	TBD
RSVD NO STRAP FUNCTION	H2SYNC V2SYNC GENERICC	ATI FEATURE NOT ENABLED (M52P,M54P,M56P) NO STRAP (M26X)	DO NOT INSTALL 10K RESISTORS
RSVD NO STRAP FUNCTION	PCIE_TEST	ATI FEATURE NOT ENABLED (M52P,M54P,M56P) NO STRAP (M26X)	




```
When no ROM is attached, GPIO[9] is set to 0.
GPIO[13:12] is used to select the frame buffer aperture size.
GPIO[13:12] = 00: 128M frame buffer, same as ROM strap 00
GPIO[13:12] = 01: 256M frame buffer, same as ROM strap 01
GPIO[13:12] = 10: 64M frame buffer, same as ROM strap 10
GPIO[13:12] = 11: reserved, same as ROM strap 11
```

<Variant Name>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
ATI M5X-P PCIE 1/4			
Size A3	Document Number AG1		Rev SD
Date: Tuesday, January 10, 2006	Sheet	45 of	53





PIN B25 IS MA14 (BA0)
PIN C25 IS MA15 (BA1)
PIN E29 IS MA13 (BA2)
PIN E27 IS MA12




50	CLKB0	⋈⋈⋈	CLKB0
50	CLKB0#	⋈⋈⋈	CLKB0#
51	CLKB1	⋈⋈⋈	CLKB1
51	CLKB1#	⋈⋈⋈	CLKB1#

50,51	RDQSB[7..0]	<<<	RDQSB[7..0]
50,51	DQMB#[7..0]	<<<	DQMB#[7..0]
50,51	MDB[63..0]	<<<	MDB[63..0]
50,51	MAB[11..0]	<<<	MAB[11..0]
50,51	WDQSB[7..0]	<<<	WDQSB[7..0]

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
ATI M5X-P MEM 3/4			
Size A3	Document Number AG1		Rev SC
Date: Tuesday, January 10, 2006	Sheet 47	of 53	



CORE GND



VDD4 and VDD5
IN M26X CAN BE 1.8V OR 3.3V
DEPENDENT ON M26X DVOMODE
OR M52P,M54P,M56P REGISTER
CONFIGURATION

BACK BIASING APPLIES TO M56P ONLY
IF BACK BIAS NOT USED ON M56P,CONNECT
BBN,BBP PINS ARE NO CONNECT FOR
M26X,M54P,M52P

CONNECT THESE VDD25 PINS TO 2.5V FOR M52P,M54P,M56P
THESE VDD25 PINS ARE NO CONNECT FOR M26X

BLOW CAN ALSO BE A PWM OUTPUT
FOR BRIGHTNESS CONTROL

FOR M26X GENERIC
NO CONNECT OR
EXT SPREAD SPECTRUM OUTPUT
FOR M52P,M54P
IT IS A GPIO
FOR M56P
IT IS A BACK BIAS REGULATOR CONTROL



RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance
For the value, it can be read by the number before R. (R means resistor)
For the tolerance, it can be read from the last letter.
For the rating, we don't show on the symbol name.
For the size, R2=>0402, R3=>0603, R5=>0805,.....

General Guidelines:

- BBN and BBP must ramp up before or at the same time as VDDC but not after.
- VDDC and MVDDC must be ramped up first, followed by PCIE_VDDR_12, PCIE_FVDD12, VDD25, VDDR1 and VDDR3 (and other I/O powers).
- All powers must be ramped up within 5ms of each other (from the ramp of VDDC to 90% of VDDR3).
- VDD25 can be ramped with VDDC or VDDR1 but it cannot be ramped later than VDDR1.
- The power down is the opposite of the power on sequence: VDDR3/VDDR1 -> VDD25 ->VDDC/MVDDC/BBN/BBP.

Due to the level shifter design in the memory I/Os, in order to avoid over-stressing the thin oxide transistors when VDDR1 is powered on but VDDC is not, VDDC must ramp up before VDDR1. Similarly, VDDC must ramp up before VDDR3. The level shifter design is a function of the transistor types used in 90nm technology and of the voltage level support. The drawback of ramping up VDDC before the I/O voltages (such as VDDR1 and VDDR3) is that parasitic P/N junctions are forward biased, thus creating a conduction path. These conduction paths will pump up VDDR1 (from the memory I/Os) and VDDR3 (from the GPIOs).

The real power up sequence will appear as follows:

Figure 2-2. Real Power Up Sequence

As long as MVDDC ramps up with VDDC, the pump voltage on VDDR1 should be all right since the DRAM spec will not be violated.

CAPACITOR


Symbol name	Value	Tolerance (J: +/-5, K: +/-10, M: +/-20, Z: +80/-20)	Rating (X5R / X7R < 80%, Y5V/Y5U/Z5U < 1/3)	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is
Capacitor type + value + rating + size + tolerance + material
SCD1U10V2MX-1
SC=> SMT Ceramic, TC=> POS cap or SP cap
D1U => 0.1uF
10V => the voltage rating is 10V
2=> 0402, 3=>0603, 5=>0805
M=>tolerance J, K, M, Z
X=> X7R/X5R, Y=> Y5V
-1 => symbol version, nonsense to EE characteristic

<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
ATI M5X-P POWER SEQUENCE			
Size	Document Number	Rev	
A3	AG1	SA	
Date: Tuesday, January 10, 2006	Sheet 49	of	53

FAN5234 FOR VGA_Core



$$R_{ilim} = (11.2 / I_{ilim}) * ((100 + R_{sense}) / R_{dson})$$

POWERPLAY:

: 1.0V

high (3.3V) = set lower core voltage (e.g. VDDC = 1.0V)

low (0V) = set higher core voltage (e.g. VDDC = 1.2V)

High :R35 + R31 set Vout to 0.9994V.

Low : R35 set Vout to 1.19925V.

M54/M56 : 0.95V

High :R35 + R31 set Vout to 1.0989V.


Low : R35 set Vout to 0.9503V.

M52 : 0.95V, but don't card it.(1.0V)

don't mount Q9

R35 + R31 set Vout to 0.9994V.

ATI M5x VGA Core			
VGA	Ver.	Normal	PowerPlay
M52	A12	1.0	0.95/1.0
M54	A12	1.1	0.95/0.95
M56		1.2	0.95
	B24	1.1	0.95/0.95



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA CORE 1D1V


Size

Document Number	
-----------------	--





AG1

Rev

-1



EMI CAP



<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
SPRING & BOSS	
Size A3	Document Number AG1
Date: Tuesday, January 10, 2006	Sheet 53 of 53
Rev -1	