ZZZ

PCB

Part Number = DAZ0C600200

Compal Confidential

NEW75 Schematics Document

AMD Danube

Champlain Processor with RS880M/SB820/Madison VGA

2010-05-30

LA5911P REV: 2A

Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: Cover Page

Size	Document Number	Rev
B	NEW75 LA-5911P	0.1

Date: Thursday, June 10, 2010 | Sheet 1 of 55

Compal Confidential

Model Name : NEW75/85/95



Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2009/10/06

Compal Electronics, Inc.

Title: Block Diagrams

Size	Document Number	Rev
B	NEW75 LA-5911P	0.1

Date: Thursday, June 10, 2010 | Sheet 2 of 55



Security Classification	Compal Secret Data		
Issued Date	2005/10/10	Deciphered Date	2010/03/12

Title: CLOCK DISTRIBUTION

Size	Document Number	Rev
Custom	NEW75 LA-5911P	0.1

Date: Thursday, June 10, 2010 | Sheet 3 of 55

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE_0	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_1	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_NB	Voltage for On-die Northbridge of CPU(0.8-1.1V)	ON	OFF	OFF
+0.9V	0.9V switched power rail for DDR terminator	ON	ON	OFF
+1.1VS	1.1V switched power rail for NB VDDC & VGA	ON	OFF	OFF
+1.2V_HT	1.2V switched power rail	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+1.5VS	1.5V power rail for PCIE Card	ON	OFF	OFF
+1.8V	1.8V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

Device	Address	HEX
Smart Battery	0001 011X b	16H

EC SM Bus2 address

Device	Address	HEX
ADI ADM1032 (CPU)	1001 100X b	98H
GMT G781-1 (GPU)	1001 101X b	9AH
SB-Temp Sensor		98H

SB820 SM Bus 0 address

Device	Address	HEX
Clock Generator (SILEGO SLG8SP626)	1101 001Xb	D2
DDR DIMM1	1001 000Xb	90
DDR DIMM2	1001 010Xb	94
Mini card		

SB820 SM Bus 1 address

Device	Address

BOM Config

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%
Ra/Rc/Re	100K +/- 5%

Board ID	Rb / Rd / Rf	V_{AD_BID} min	V_{AD_BID} typ	V_{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	
1	*No USB Patch*
2	*Capilano VGA w/USB patch*
3	
4	
5	
6	
7	*Add USB patch*

Project ID Table

Board ID	PCB Revision
0	*NEW75/85/95*
1	*PEW76/86/96*
2	*PEW56*
3	
4	
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure

EXT CLKGEN

PowerXpress SKU(Madison): 3G@/BT@/UMA@/ VGA@/SG@/EXT@/EXTPW@/VB@/MAD@
PowerXpress SKU(Park): 3G@/BT@/UMA@/ VGA@/SG@/EXT@/EXTPW@/VB@/PARK@
DIS ONLY:(Park) 3G@/BT@/DISO@/ VGA@/EXT@/EXTPW@/PARK@
UMA only SKU: 3G@/BT@/UMA@/ UMAO@/EXT@/VB@

INT CLKGEN

PowerXpress SKU(Madison):3G@/BT@/UMA@/VGA@/SG@/INT@/VB@/MAD@
PowerXpress SKU(Park): 3G@/BT@/UMA@/VGA@/SG@/INT@/VB@/PARK@
DIS ONLY(PARK): 3G@/BT@/DISO@/VGA@/INT@/PARK@
UMA only SKU: 3G@/BT@/UMA@/UMAO@/INT@/VB@

Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: Notes List

Size: B | Document Number: NEW75 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 4 of 55



Security Classification	Compal Secret Data		
Issued Date	2009/3/8	Deciphered Date	2010/03/12

Title	POWER DELIVERY CHART		
Size	Document Number		Rev
Custom	NEW75 LA-5911P		0.1
Date:	Thursday, June 10, 2010	Sheet	5 of 55



Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: AMD CPU S1G3 HT I/F

Size	Document Number	Rev
Custom	NEW75 LA-5911P	0.1

Date: Thursday, June 10, 2010 | Sheet 6 of 55

Processor DDR3 Memory Interface



Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: AMD CPU S1G3 DDRII I/F

Size	Document Number	Rev
Custom	NEW75 LA-5911P	0.1

Date: Thursday, June 10, 2010 Sheet 7 of 55

Champlain: C1E
C1E: LDT_REQ# no connect
CLMC: LDT_REQ# connect to NB

LDT_RES# / MEMHOT#
no support in S1g4

VDDA=0.25A

change to SGA00002N80

PROCHOT:
Input: For HTC Function
Output: Over Temperature Condition

For SCAN connect use

Reserve for Q-Core thermal crazyi ssue

Address 1001 100X b

CPU internal thermal sensor

BSH111, the Vgs is:
min = 0.4V
Max = 1.3V

2.09V for Gate

T0 SB
TO EC

Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: AMD CPU S1G3 CTRL

Size: Custom | Document Number: NEW75 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 8 of 55

VDD(+CPU_CORE) decoupling.





VDDIO decoupling.



+CPU_CORE_NB decoupling.



VDDR decoupling.



Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: AMD CPU S1G3 PWR & GND

Size: Custom | Document Number: NEW75 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 9 of 55



DIMM_A STD H:8mm

<Address: 00>

Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: DDRII SO-DIMM 1

Size: Custom | Document Number: NEW75 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 10 of 55



DDRB_SDQ[0..63] — DDRB_SDQ[0..63] <7>

DDRB_SDM[0..7] — DDRB_SDM[0..7] <7>

DDRB_SMA[0..15] — DDRB_SMA[0..15] <7>





DIMM_B STD H:4mm

<Address: 01>

Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: DDRII SO-DIMM 2

Size: Custom | Document Number: NEW75 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 11 of 55



Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: RS880-HT/PCIE

Size: Custom | Document Number: NEW75 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 12 of 55



RS880	POWER_SEL
HIGH	0.95V
LOW	1.1V

Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: RS880 VEDIO/CLK GEN

Size	Document Number	Rev
Custom	NEW75 LA-5911P	0.1

Date: Thursday, June 10, 2010 | Sheet 13 of 55



RS880 A11(SA000032710)

RS880 A11(SA000032710)

Side port and Strap setting

Debug Mode

<13,25> GMCH_CRT_VSYNC — R92 3K_0402_5% — +3VS; R93 @ 3K_0402_5%

Load EEPROM Strap

D1 @ CH751H-40PT_SOD323-2

<13> SUS_STAT_R# — R264 @ 3K_0402_5% — A_RST# <13,26,36>

Enable Side Port Memory

<13,25> GMCH_CRT_HSYNC — R94 3K_0402_5% — +3VS; R95 @ 3K_0402_5%

DFT_GPIO5:STRAP_DEBUG_BUS_GPIO_ENABLEb

```
Enables the Test Debug Bus using GPIO. (VSYNC)
1 : Disable
0 : Enable
```

DFT_GPIO1: LOAD_EEPROM_STRAPS

```
Selects Loading of STRAPS from EPROM
1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use
default values if not connected
```

Enable Side Port Memory

```
RS880: HSYNC#
0:   Enable        Register Readback of strap:
1 :  Disable       NB_CLKCFG:CLK_TOP_SPARE_D[1]
```



RS880 A11(SA000032710)

Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: RS880 PWR/GND

Size: Custom | Document Number: NEW75 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 14 of 55

<12> PCIE_GTX_C_MRX_P[0..15] — PCIE_GTX_C_MRX_P[0..15]
<12> PCIE_GTX_C_MRX_N[0..15] — PCIE_GTX_C_MRX_N[0..15]
PCIE_MTX_C_GRX_P[0..15] — PCIE_MTX_C_GRX_P[0..15] <12>
PCIE_MTX_C_GRX_N[0..15] — PCIE_MTX_C_GRX_N[0..15] <12>

GFX PCIE LANE REVERSAL

U5A

PCIE_MTX_C_GRX_P15 AA38 — PCIE_RX0P
PCIE_MTX_C_GRX_N15 Y37 — PCIE_RX0N
PCIE_MTX_C_GRX_P14 Y35 — PCIE_RX1P
PCIE_MTX_C_GRX_N14 W36 — PCIE_RX1N
PCIE_MTX_C_GRX_P13 W38 — PCIE_RX2P
PCIE_MTX_C_GRX_N13 V37 — PCIE_RX2N
PCIE_MTX_C_GRX_P12 V35 — PCIE_RX3P
PCIE_MTX_C_GRX_N12 U36 — PCIE_RX3N
PCIE_MTX_C_GRX_P11 U38 — PCIE_RX4P
PCIE_MTX_C_GRX_N11 T37 — PCIE_RX4N
PCIE_MTX_C_GRX_P10 T35 — PCIE_RX5P
PCIE_MTX_C_GRX_N10 R36 — PCIE_RX5N
PCIE_MTX_C_GRX_P9 R38 — PCIE_RX6P
PCIE_MTX_C_GRX_N9 P37 — PCIE_RX6N
PCIE_MTX_C_GRX_P8 P35 — PCIE_RX7P
PCIE_MTX_C_GRX_N8 N36 — PCIE_RX7N
PCIE_MTX_C_GRX_P7 N38 — PCIE_RX8P
PCIE_MTX_C_GRX_N7 M37 — PCIE_RX8N
PCIE_MTX_C_GRX_P6 M35 — PCIE_RX9P
PCIE_MTX_C_GRX_N6 L36 — PCIE_RX9N
PCIE_MTX_C_GRX_P5 L38 — PCIE_RX10P
PCIE_MTX_C_GRX_N5 K37 — PCIE_RX10N
PCIE_MTX_C_GRX_P4 K35 — PCIE_RX11P
PCIE_MTX_C_GRX_N4 J36 — PCIE_RX11N
PCIE_MTX_C_GRX_P3 J38 — PCIE_RX12P
PCIE_MTX_C_GRX_N3 H37 — PCIE_RX12N
PCIE_MTX_C_GRX_P2 H35 — PCIE_RX13P
PCIE_MTX_C_GRX_N2 G36 — PCIE_RX13N
PCIE_MTX_C_GRX_P1 G38 — PCIE_RX14P
PCIE_MTX_C_GRX_N1 F37 — PCIE_RX14N
PCIE_MTX_C_GRX_P0 F35 — PCIE_RX15P
PCIE_MTX_C_GRX_N0 E37 — PCIE_RX15N

PCI EXPRESS INTERFACE

PCIE_TX0P Y33 — PCIE_GTX_MRX_P15 C200 — PCIE_GTX_C_MRX_P15
PCIE_TX0N Y32 — PCIE_GTX_MRX_N15 C201 — PCIE_GTX_C_MRX_N15
PCIE_TX1P W33 — PCIE_GTX_MRX_P14 C202 — PCIE_GTX_C_MRX_P14
PCIE_TX1N W32 — PCIE_GTX_MRX_N14 C203 — PCIE_GTX_C_MRX_N14
PCIE_TX2P U33 — PCIE_GTX_MRX_P13 C204 — PCIE_GTX_C_MRX_P13
PCIE_TX2N U32 — PCIE_GTX_MRX_N13 C205 — PCIE_GTX_C_MRX_N13
PCIE_TX3P U30 — PCIE_GTX_MRX_P12 C206 — PCIE_GTX_C_MRX_P12
PCIE_TX3N U29 — PCIE_GTX_MRX_N12 C207 — PCIE_GTX_C_MRX_N12
PCIE_TX4P T33 — PCIE_GTX_MRX_P11 C208 — PCIE_GTX_C_MRX_P11
PCIE_TX4N T32 — PCIE_GTX_MRX_N11 C209 — PCIE_GTX_C_MRX_N11
PCIE_TX5P T30 — PCIE_GTX_MRX_P10 C210 — PCIE_GTX_C_MRX_P10
PCIE_TX5N T29 — PCIE_GTX_MRX_N10 C211 — PCIE_GTX_C_MRX_N10
PCIE_TX6P P33 — PCIE_GTX_MRX_P9 C212 — PCIE_GTX_C_MRX_P9
PCIE_TX6N P32 — PCIE_GTX_MRX_N9 C213 — PCIE_GTX_C_MRX_N9
PCIE_TX7P P30 — PCIE_GTX_MRX_P8 C214 — PCIE_GTX_C_MRX_P8
PCIE_TX7N P29 — PCIE_GTX_MRX_N8 C215 — PCIE_GTX_C_MRX_N8
PCIE_TX8P N33 — PCIE_GTX_MRX_P7 C216 — PCIE_GTX_C_MRX_P7
PCIE_TX8N N32 — PCIE_GTX_MRX_N7 C217 — PCIE_GTX_C_MRX_N7
PCIE_TX9P N30 — PCIE_GTX_MRX_P6 C218 — PCIE_GTX_C_MRX_P6
PCIE_TX9N N29 — PCIE_GTX_MRX_N6 C219 — PCIE_GTX_C_MRX_N6
PCIE_TX10P L33 — PCIE_GTX_MRX_P5 C220 — PCIE_GTX_C_MRX_P5
PCIE_TX10N L32 — PCIE_GTX_MRX_N5 C221 — PCIE_GTX_C_MRX_N5
PCIE_TX11P L30 — PCIE_GTX_MRX_P4 C222 — PCIE_GTX_C_MRX_P4
PCIE_TX11N L29 — PCIE_GTX_MRX_N4 C223 — PCIE_GTX_C_MRX_N4
PCIE_TX12P K33 — PCIE_GTX_MRX_P3 C224 — PCIE_GTX_C_MRX_P3
PCIE_TX12N K32 — PCIE_GTX_MRX_N3 C225 — PCIE_GTX_C_MRX_N3
PCIE_TX13P J33 — PCIE_GTX_MRX_P2 C226 — PCIE_GTX_C_MRX_P2
PCIE_TX13N J32 — PCIE_GTX_MRX_N2 C227 — PCIE_GTX_C_MRX_N2
PCIE_TX14P K30 — PCIE_GTX_MRX_P1 C228 — PCIE_GTX_C_MRX_P1
PCIE_TX14N K29 — PCIE_GTX_MRX_N1 C229 — PCIE_GTX_C_MRX_N1
PCIE_TX15P H33 — PCIE_GTX_MRX_P0 C230 — PCIE_GTX_C_MRX_P0
PCIE_TX15N H32 — PCIE_GTX_MRX_N0 C231 — PCIE_GTX_C_MRX_N0

All C200–C231: 0.1U_0402_16V7K, VGA@

CLOCK
<22> CLK_PEG_VGA — AB35 PCIE_REFCLKP
<22> CLK_PEG_VGA# — AA36 PCIE_REFCLKN

For M96, AH16 is NC
For Mahatten need PD

AJ21 NC#1
AK21 NC#2
AH16 NC_PWRGOOD
R99 2 1 VGA@ 10K_0402_5%
VGA_RST# — AA30 PERSTB

CALIBRATION
PCIE_CALRP Y30 — R98 1 VGA@ 2 1.27K_0402_1%
PCIE_CALRN Y29 — R100 1 VGA@ 2 2K_0402_1% — +1.0VSG

216-0729002 A12 M96_BGA962
MAD@
MAD A12 (SA00003M360)

add for VB support.

U5G

LVDS CONTROL
VARY_BL AK27 — R96 10K_0402_5% — VGA_PNL_PWM <23>
DIGON AJ27 — R97 10K_0402_5% — VGA_ENVDD <23>

TXCLK_UP_DPF3P AK35
TXCLK_UN_DPF3N AL36
TXOUT_U0P_DPF2P AJ38
TXOUT_U0N_DPF2N AK37
TXOUT_U1P_DPF1P AH35
TXOUT_U1N_DPF1N AJ36
TXOUT_U2P_DPF0P AG38
TXOUT_U2N_DPF0N AH37
TXOUT_U3P AF35
TXOUT_U3N AG36

LVTMDP
TXCLK_LP_DPE3P AP34 — VGA_TXCLK+ — VGA_TXCLK+ <23>
TXCLK_LN_DPE3N AR34 — VGA_TXCLK- — VGA_TXCLK- <23>
TXOUT_L0P_DPE2P AW37 — VGA_TXOUT0+ — VGA_TXOUT0+ <23>
TXOUT_L0N_DPE2N AU35 — VGA_TXOUT0- — VGA_TXOUT0- <23>
TXOUT_L1P_DPE1P AR37 — VGA_TXOUT1+ — VGA_TXOUT1+ <23>
TXOUT_L1N_DPE1N AU39 — VGA_TXOUT1- — VGA_TXOUT1- <23>
TXOUT_L2P_DPE0P AP35 — VGA_TXOUT2+ — VGA_TXOUT2+ <23>
TXOUT_L2N_DPE0N AR35 — VGA_TXOUT2- — VGA_TXOUT2- <23>
TXOUT_L3P AN36
TXOUT_L3N AP37

216-0729002 A12 M96_BGA962
MAD@

U5 PARK@
PARK XT-M2 A11
PARK A11 (SA00003MC70)

+3VSG
R491 10K_0402_5% VGA@
D45 RB751V_SOD323 VGA@
<26,32,34> PLT_RST# — VGA_RST#
<26> PE_GPIO0
D44 RB751V_SOD323 SG@
Pop for PX verify
R492 2.2K_0402_5% @ — +3VSG

Security Classification	Compal Secret Data		
Issued Date	2009/7/14	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: **M96_ PCIE / LVDS**

Size: Custom | Document Number: NEW75 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 15 of 55

Strap Name		Pin Straps description <all internal PD>	Setting
VIP_DEVICE_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver 0: Driver would ignore the value sampled on VHAD_0 during reset 1: VHAD_0 to determine whether or not a VIP slave device	0
VGA_DIS	GPIO9	VGA Disable determines 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis diabled for mobile mode 1: Tx de-emphasis enabled (Defailt setting for desktop)	1
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO13 GPIO12 GPIO11	GPIO13,12,11 (config 2,1,0) : a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type. b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. memory apertures CONFIG[3:0] 128 MB 000 256 MB 001 * 64 MB 010	001
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0: Diable, 1: Enable	0
AUD[1] AUD(0)	HSYNC VSYNC	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	11
BIF_GEN2_EN	GPIO2	0= Advertises the PCI-E device as 2.5 GT/s capable at power-on 1= Advertises the PCI-E device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
RESERVED	H2SYNC GPIO8 GPIO21	Internal use only. THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected	

Park (XT)

VRAM \ Location	VRAM_ID3	VRAM_ID2	VRAM_ID1	VRAM_ID0
	<vendor1>	<pcs> 64MX16	<vendor2>	<size>
Samsung	O	1 <4 pcs>	O	O
Hynix	1	1 <4 pcs>	O	O
AMD	1	1 <4 pcs>	1	O
Hynix(128MbX16)	1	1 <4 pcs>	O	1

Madsion (Pro)

VRAM \ Location	VRAM_ID3	VRAM_ID2	VRAM_ID1	VRAM_ID0
	<vendor>	<size> 64MX16		
Samsung	O	O <8 pcs>	O	O
Hynix	1	O <8 pcs>	O	O
AMD	1	O <8 pcs>	1	O
Hynix(128MbX16)	1	O <8 pcs>	O	1

Internal PD
PD-Reset

NC on Park

NC on Park

Park NC pins

NC on Park

Not share via for other GND

NC on Park

NC on Park

NC on Park

External VGA Thermal Sensor

U6 VGA@ ADM1032ARMZ-2REEL_MSOP8

Address 1001 101X b

Q5B VGA@ DMN66D0LDW-7_SOT363-6

Q5A VGA@ DMN66D0LDW-7_SOT363-6

70mA
45mA
50mA
130mA
20mA
120mA
150mA
20mA

HDMI

CRT

Strap

FLASH ROM

A 1-Mbit serial EEPROM is required on GDDR5 designs DDR3 can be removed

216-0729002 A12 M96_BGA962
MAD@

Security Classification	Compal Secret Data		
Issued Date	2009/7/14	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: M96_Strape/DP/HDMI//CRT

Size: C | Document Number: NEW75 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 16 of 55

Park only support single channel memory (channel B only)



If use M96 upper resistor will change to 100ohm for MVREFDA/B and MVREFSA/B

Mahatten upper resistor use 40.2ohm

In M97, Medison and Park, AF28 is FB_VDDC, AG28 is FB_VDDCI, AH29 is FB_GND. GCORE_SEN and FB_GND should route as differential pair Same as VDDCI_SEN and FB_GND

If use M96 upper resistor will change to 100ohm for MVREFDA/B and MVREFSA/B

Mahatten upper resistor use 40.2ohm

M96 use 4.7K to PD directly.

Modify for ATI suggestion

	M96	Broadway
R168	4.7k Ohm SD028470180	10k Ohm SD028100280
R166	0 Ohm SD028000080	680 Ohm SD028680080
R163	4.7k Ohm SD028470180	DNI
C270	1000 pF SE074102K80	68 pF SE071680J80

Security Classification	Compal Secret Data		
Issued Date	2009/7/14	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: **Memory**

Size	Document Number	Rev
Custom	NEW75 LA-5911P	0.1

Date: Thursday, June 10, 2010 | Sheet 17 of 55



Security Classification	Compal Secret Data		
Issued Date	2009/7/14	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: **M96_Power/GND**

Size	Document Number	Rev
Custom	NEW75 LA-5911P	0.1

Date: Thursday, June 10, 2010 | Sheet 18 of 55



Security Classification	Compal Secret Data		
Issued Date	2009/7/14	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: **M96_Power/GND**

Size	Document Number	Rev
Custom	NEW75 LA-5911P	0.1

Date: Thursday, June 10, 2010 | Sheet 19 of 55


U9
U10
U11
U12
96-BALL SDRAM DDR3
K4B1G1646E-HC12_FBGA96
X76@
+1.5VSG
Pull high for Madison and Park...
VRAM P/N :
Samsung : SA000035700 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA 96P)
Hynix : SA000032400 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA 1.5V)
Security Classification
Compal Secret Data
Issued Date
2009/7/14
Deciphered Date
2010/03/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Compal Electronics, Inc.
Title
VRAM_DDR3 / Channel A
Size
Custom
Document Number
NEW75 LA-5911P
Rev
0.1
Date:
Thursday, June 10, 2010
Sheet
20
of
55



Security Classification	Compal Secret Data		
Issued Date	2009/7/14	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: **VRAM_DDR3 / Channel B**

Size	Document Number	Rev
Custom	NEW75 LA-5911P	0.1

Date: Thursday, June 10, 2010 | Sheet 21 of 55


+1.1VS
+VDDCLK_IO
L54
FBMA-L11-201209-221LMA30T_0805
C515 C516 C517 C518 C519 C520 C521
0.1U_0402_16V4Z
22U_0805_6.3V6M
EXT@
+3VS
+3VS_CLK
L55
C522 C523 C524 C525 C526 C527 C528 C529 C530 C531 C532
1U_0402_6.3V4Z
1U CLOSE PIN 69
EXT@ L56
+3VS_CLKVDDA
C533 22U_0805_6.3V6M
C534 0.1U_0402_16V4Z
C535 0.1U_0402_16V4Z
U17
ICS 9LPRS488
SLG8SP626VTR_QFN72_10x10
VDDA
GNDA
VDDREF
GNDREF
VDDSRC_IO
VDDSRC_IO
VDDATIG_IO
VDDSB_SRC_IO
VDDCPU_IO
VDDDOT
VDDSRC
VDDATIG
VDDSB_SRC
VDDSATA
VDDCPU
VDDHTT
VDD48
L57
BLM18AG601SN1D_2P
R238 8.2K_0402_5%
R239 8.2K_0402_5%
LAN
Mini Card1
<27,32> LAN_CLKREQ#
<27,34> MINI1_CLKREQ#
CLKREQ0 #
CLKREQ1#
CLKREQ2#
CLKREQ3#
CLKREQ4#
27M_SEL
SEL_SATA
CLK_14.318M
REF2/SEL_27
REF1/SEL_SATA
REF0/SEL_HTT66
R243 90.9_0402_1%
R244 158_0402_1%
<13> CLK_NB_14.318M
48MHz_0
48MHz_1
CLK_48M
R246 33_0402_5%
<27> CLK_48M_USB
CLK_XTAL_IN
CLK_XTAL_OUT
X1
X2
GNDDOT
GNDSRC
GNDSRC
GNDATIG
GNDSB_SRC
GNDSATA
GNDCPU
GNDHTT
GND48
GNDPAD
SMBCLK
SMBDAT
SB_SMCLK0 <10,11,27,34>
SB_SMDAT0 <10,11,27,34>
SB_SRC_SLOW#
SRC_SLOW
CPUKG0T_LPRS
CPUKG0C_LPRS
CPUCK
CPUCK#
R538 R539
CPU_HT_CLKP <26>
CPU_HT_CLKN <26>
R429 R430
CLK_CPU_BCLK <8>
CLK_CPU_BCLK# <8>
CPU
HTT0T_LPRS / 66 M
HTT0C_LPRS / 66 M
CLK_NBHT <13>
CLK_NBHT# <13>
NB HT
R431 R432
NB_HT_CLKP <26>
NB_HT_CLKN <26>
SB_SRC0T_LPRS
SB_SRC0C_LPRS
SB_SRC1T_LPRS
SB_SRC1C_LPRS
ATIG0T_LPRS
ATIG0C_LPRS
CLK_NBGFX <13>
CLK_NBGFX# <13>
NB GFX
ATIG1T_LPRS
ATIG1C_LPRS
ATIG1
ATIG1#
R534 R535
CLK_PEG_VGA <15>
CLK_PEG_VGA# <15>
VGA
R437 R438
VGA_CLKP <26>
VGA_CLKN <26>
ATIG2T_LPRS
ATIG2C_LPRS
R433 R436
GPP_CLK1P <26>
GPP_CLK1N <26>
SRC0T_LPRS
SRC0C_LPRS
CLK_PCIE_LAN <32>
CLK_PCIE_LAN# <32>
GLAN
SRC1T_LPRS
SRC1C_LPRS
CLK_PCIE_MINI1 <34>
CLK_PCIE_MINI1# <34>
MiniCard_1
R434 R435
GPP_CLK3P <26>
GPP_CLK3N <26>
SRC2T_LPRS
SRC2C_LPRS
SRC3T_LPRS
SRC3C_LPRS
SRC4T_LPRS
SRC4C_LPRS
CLK_SBLINK_BCLK <13>
CLK_SBLINK_BCLK# <13>
NB A LINK
SRC5T_LPRS
SRC5C_LPRS
SRC6T/SATAT_LPRS
SRC6C/SATAC_LPRS
CLK_SBSRC_BCLK <26>
CLK_SBSRC_BCLK# <26>
SB RCLK
SRC7T_LPRS/27MHz_SS
SRC7C_LPRS/27MHz_NS
CLK_SRC7C
R540
VGAOPT@
R248
27M_NSSC
R245
VGA_DBCLK <36>
VGA option solution
PD#
R249 8.2K_0402_5%
+3VS_CLK
R520 R519 R497 R518
CLK_SB
CLK_SB#
CLK_SBLINK_BCLK
CLK_SBLINK_BCLK#
CLK_SBSRC_BCLK#
CLK_SBSRC_BCLK
R236 8.2K_0402_5%
R237 8.2K_0402_5%
SRC_SLOW
R240 8.2K_0402_5%
R241 8.2K_0402_5%
R242 8.2K_0402_5%
SEL_SATA
27M_SEL
CLK_XTAL_OUT
CLK_XTAL_IN
Y2
14.318MHZ_16PF_7A14300083
C536 C537
27P_0402_50V8J
Change Y2 to
TXC-SJ100009R00
<20ppm / 20pF>
Routing the trace at least 10mil
+1.1VS_CLK
+1.1VALW
Q50 SI2301CDS-T1-GE3_SOT23-3
Close to CLK_GEN
L98
FBMA-L11-201209-221LMA30T_0805
R601 100K_0402_5%
Q54
R599 470_0603_5%
R600 100K_0402_5%
<36,42,46> SUSP#
<36,38,42,50> VGA_ON
2N7002_SOT23
R150 10K_0402_5%
C847 0.1U_0402_16V4Z
Q52
R263 0_0402_5%
R255 0_0402_5%
SUSP <42,49>
VGA_ON# <42>
1st (SILEGO) : SA00001Z310 S IC SLG8SP626VTR QFN 72P CLK GEN
2nd (ICS) : SA000023H10 S IC ICS9LPRS488CKLFT MLF 72P CLK GEN
CLK_NB_14.318M
RS780
1.1V 158R/90.0R
27M_SEL
1 * NON SPREAD 27M and SPREAD 27M output
0 differential spread SRC_7 output
SEL_HTT66
1 single-ended 66MHz HTT output
0* differential 100MHz HTT output
SEL_SATA
1* NON SPREAD 100M_SATA SRC6 output
0 SPREAD 100M_SATA SRC6 output
* default
Security Classification
Compal Secret Data
Issued Date
2008/10/06
Deciphered Date
2010/03/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Compal Electronics, Inc.
Title
Clock generator
Size Custom
Document Number
NEW75 LA-5911P
Rev 0.1
Date: Thursday, June 10, 2010
Sheet 22 of 55

LCD POWER CIRCUIT



LCD/LED PANEL Conn.







VGA ONLY



UMA ONLY





PX & VB support



1OE#	L	B1	DIS
	H	Z	
2OE#	L	B1	UMA
	H	Z	

SEL1	L	B1	DIS
<BUS>	H	B2	UMA
SEL2	L	B1	DIS
<DDC>	H	B2	UMA



Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: LVDS Connector

Size: B | Document Number: NEW75 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 23 of 55



Place closed to JHDMI1



<NAV70 use>





For UMA only



For DIS only







For UMA HDMI termination



Place closed to JHDMI1

Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: HDMI Connector

Size: Custom | Document Number: NEW75 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 24 of 55

CRT Connector



For UMA Only

<13> GMCH_CRT_R	GMCH_CRT_R	R266	UMA@0_0402_5%	CRT_R
<13> GMCH_CRT_G	GMCH_CRT_G	R83	UMA@0_0402_5%	CRT_G
<13> GMCH_CRT_B	GMCH_CRT_B	R268	UMA@0_0402_5%	CRT_B
<13,14> GMCH_CRT_HSYNC	GMCH_CRT_HSYNC	R273	UMA@0_0402_5%	CRT_HSYNC
<13,14> GMCH_CRT_VSYNC	GMCH_CRT_VSYNC	R267	UMA@0_0402_5%	CRT_VSYNC
<13> GMCH_CRT_DATA	GMCH_CRT_DATA	R410	UMA@0_0402_5%	CRT_DATA
<13> GMCH_CRT_CLK	GMCH_CRT_CLK	R406	UMA@0_0402_5%	CRT_CLK

For VGA Only

<16> VGA_CRT_R	VGA_CRT_R	R306	DISO@ 0_0402_5%	CRT_R
<16> VGA_CRT_G	VGA_CRT_G	R302	DISO@ 0_0402_5%	CRT_G
<16> VGA_CRT_B	VGA_CRT_B	R304	DISO@ 0_0402_5%	CRT_B
<16> VGA_CRT_HSYNC	VGA_CRT_HSYNC	R303	DISO@ 0_0402_5%	CRT_HSYNC
<16> VGA_CRT_VSYNC	VGA_CRT_VSYNC	R309	DISO@ 0_0402_5%	CRT_VSYNC
<16> VGA_CRT_DATA	VGA_CRT_DATA	R411	DISO@ 0_0402_5%	CRT_DATA
<16> VGA_CRT_CLK	VGA_CRT_CLK	R412	DISO@ 0_0402_5%	CRT_CLK



SEL1	L	B1	DIS
<BUS>	H	B2	UMA
SEL2	L	B1	DIS
<DDC>	H	B2	UMA

Close to Conn side



Check 5V tolerant for DISO state

Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: CRT Connector

Size: B | Document Number: NEW75 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 25 of 55


SB800 Part 1 of 5
SB820M_FCBGA605
SB820 A12(SA00003IW10)
PCI EXPRESS INTERFACES
PCI CLKS
PCI INTERFACE
CLOCK GENERATOR
LPC
CPU
RTC
level shift to ISL6265
ISL6265 PWROK input, TTL level: 0.8V~2.0V
When this pin is high, the SVI interface is active and I2C protocol is running. While this pin is low, the SVC, SVD, and VFIXEN input states determine the pre-PWROK metal VID or VFIX mode voltage. This pin must be low prior to the ISL6265 PGOOD output going high
LAN
MINI1
AMD suggest add Crystal for Internal CLK GEN
AMD suggest add GPIO control gate
PCI_AD24 : VDDR Voltage SW
Power Xpress Support
PE_GPIO0 VGA RESET, H: Enable
PE_GPIO1 VGA PWR Enable, H: Enable
PE_GPIO2 MODE Switch, H: VGA , L: NB
Close to SB
for Clear CMOS
Compal Secret Data
Compal Electronics, Inc.
SB710-PCIE/PCI/ACPI/LPC/RTC
NEW75 LA-5911P
Thursday, June 10, 2010


+3VALW
R336 100K_0402_5%
CRT_DET
<25> CRT_DET#
Q22
2N7002_SOT23
R413 100K_0402_5%
SG@
VGA_HDMI_DET#
<16,24> VGA_HDMI_DET
Q64
2N7002_SOT23
HPD for PX
0 -> DGPU
1 -> IGPU
U20D
SB800
Part 4 of 5
PCI_PME#/GEVENT4#
RI#/GEVENT22#
SPI_CS3#/GBE_STAT1/GEVENT21#
SLP_S3#
SLP_S5#
PWR_BTN#
PWR_GOOD
SUS_STAT#
TEST0
TEST1/TMS
TEST2
GA20IN/GEVENT0#
KBRST#/GEVENT1#
LPC_PME#/GEVENT3#
LPC_SMI#/GEVENT23#
GEVENT5#
SYS_RESET#/GEVENT19#
WAKE#/GEVENT8#
IR_RX1/GEVENT20#
THRMTRIP#/SMBALERT#/GEVENT2#
NB_PWRGD
RSMRST#
CLK_REQ4#/SATA_IS0#/GPIO64
CLK_REQ3#/SATA_IS1#/GPIO63
SMARTVOLT1/SATA_IS2#/GPIO50
CLK_REQ0#/SATA_IS3#/GPIO60
SATA_IS4#/FANOUT3/GPIO55
SATA_IS5#/FANIN3/GPIO59
SPKR/GPIO66
SCL0/GPIO43
SDA0/GPIO47
SCL1/GPIO227
SDA1/GPIO228
CLK_REQ2#/FANIN4/GPIO62
CLK_REQ1#/FANOUT4/GPIO61
IR_LED#/LLB#/GPIO184
SMARTVOLT2/SHUTDOWN#/GPIO51
DDR3_RST#/GEVENT7#
GBE_LED0/GPIO183
GBE_LED1/GEVENT9#
GBE_LED2/GEVENT10#
GBE_STAT0/GEVENT11#
CLK_REQG#/GPIO65/OSCIN
BLINK/USB_OC7#/GEVENT18#
USB_OC6#/IR_TX1/GEVENT6#
USB_OC5#/IR_TX0/GEVENT17#
USB_OC4#/IR_RX0/GEVENT16#
USB_OC3#/AC_PRES/TDO/GEVENT15#
USB_OC2#/TCK/GEVENT14#
USB_OC1#/TDI/GEVENT13#
USB_OC0#/TRST#/GEVENT12#
AZ_BITCLK
AZ_SDOUT
AZ_SDIN0/GPIO167
AZ_SDIN1/GPIO168
AZ_SDIN2/GPIO169
AZ_SDIN3/GPIO170
AZ_SYNC
AZ_RST#
GBE_COL
GBE_CRS
GBE_MDCK
GBE_MDIO
GBE_RXCLK
GBE_RXD3
GBE_RXD2
GBE_RXD1
GBE_RXD0
GBE_RXCTL/RXDV
GBE_RXERR
GBE_TXCLK
GBE_TXD3
GBE_TXD2
GBE_TXD1
GBE_TXD0
GBE_TXCTL/TXEN
GBE_PHY_PD
GBE_PHY_RST#
GBE_PHY_INTR
PS2_DAT/SDA4/GPIO187
PS2_CLK/SCL4/GPIO188
SPI_CS2#/GBE_STAT2/GPIO166
FC_RST#/GPO160
PS2KB_DAT/GPIO189
PS2KB_CLK/GPIO190
PS2M_DAT/GPIO191
PS2M_CLK/GPIO192
SB820M_FCBGA605
ACPI / WAKE UP EVENTS
USB 1.1
USB MISC
GPIO
USB 2.0
USB OC
HD AUDIO
GBE LAN
EMBEDDED CTRL
USBCLK/14M_25M_48M_OSC
USB_RCOMP
USB_FSD1P/GPIO186
USB_FSD1N
USB_FSD0P/GPIO185
USB_FSD0N
USB_HSD13P
USB_HSD13N
USB_HSD12P
USB_HSD12N
USB_HSD11P
USB_HSD11N
USB_HSD10P
USB_HSD10N
USB_HSD9P
USB_HSD9N
USB_HSD8P
USB_HSD8N
USB_HSD7P
USB_HSD7N
USB_HSD6P
USB_HSD6N
USB_HSD5P
USB_HSD5N
USB_HSD4P
USB_HSD4N
USB_HSD3P
USB_HSD3N
USB_HSD2P
USB_HSD2N
USB_HSD1P
USB_HSD1N
USB_HSD0P
USB_HSD0N
SCL2/GPIO193
SDA2/GPIO194
SCL3_LV/GPIO195
SDA3_LV/GPIO196
EC_PWM0/EC_TIMER0/GPIO197
EC_PWM1/EC_TIMER1/GPIO198
EC_PWM2/EC_TIMER2/GPIO199
EC_PWM3/EC_TIMER3/GPIO200
KSI_0/GPIO201
KSI_1/GPIO202
KSI_2/GPIO203
KSI_3/GPIO204
KSI_4/GPIO205
KSI_5/GPIO206
KSI_6/GPIO207
KSI_7/GPIO208
KSO_0/GPIO209
KSO_1/GPIO210
KSO_2/GPIO211
KSO_3/GPIO212
KSO_4/GPIO213
KSO_5/GPIO214
KSO_6/GPIO215
KSO_7/GPIO216
KSO_8/GPIO217
KSO_9/GPIO218
KSO_10/GPIO219
KSO_11/GPIO220
KSO_12/GPIO221
KSO_13/GPIO222
KSO_14/GPIO223
KSO_15/GPIO224
KSO_16/GPIO225
KSO_17/GPIO226
SB820 A12(SA00003IW10)
R337 100_0402_5%
C587 100P_0402_25V8K
CLK_48M_USB <22>
R338 11.8K_0402_1%
USB_RCOMP
BT
OHCI4
WWAN
Mini1-WLAN
For China WWAN
CardReader
Camera
EHCI2 / OHCI2
Port7 and Port9 is disable for 2009 AMD platform
EHCI13 / OHCI3
Ext USB3
Ext USB2
Ext USB1
EHCI1 / OHCI1
<Wake Up support>
Check SW:
Cinfigure to output or Internal PU/PD
STRAP PIN
R340 VGA@ 2.2K_0402_5% SKU_ID
SKU ID: 1-> VGA *
0-> UMA
Pop for PX verify
R416 SG@ 2.2K_0402_5% PX_FN
R370 100K_0402_5%
PX Function: 1-> PX Enable
0-> PX Disable *
R418 VB@ 2.2K_0402_5% VB_EN
R588 100K_0402_5%
VB Function: 1-> VB Enable
0-> VB Disable *
R515 @ 2.2K_0402_5% 8L_6L_UMA
R593 100K_0402_5%
UMA 8L/6L SEL: 1-> 6L UMA
0-> 8L UMA
R521 @ 2.2K_0402_5% MUXLESS_SEL
R612 100K_0402_5%
MUXLESS SEL: 1->PX with Muxless
0->PX with Mux
R516 INT@ 0_0402_5%
R517 INT@ 0_0402_5%
Cinfigure to output or Internal PU/PD
R345 33_0402_5%
R346 33_0402_5%
R347 33_0402_5%
R348 33_0402_5%
HDA_BITCLK
HDA_SDOUT
HDA_SDIN0
HDA_SDIN1
HDA_SYNC
HDA_RST#
R339 EC_RSMRST# 2.2K_0402_5%
R349 HDA_BITCLK @ 10K_0402_5%
R350 HDA_SDIN0 @ 10K_0402_5%
R351 HDA_SDIN1 @ 10K_0402_5%
R342 2.2K_0402_5% SB_SMCLK0
R343 2.2K_0402_5% SB_SMDAT0
R344 4.7K_0402_5% SUS_STAT#
R355 SB_PCIE_WAKE# 10K_0402_5%
R357 EC_LID_OUT# @ 100K_0402_5%
R359 SB_SIC 2.2K_0402_5%
R360 SB_SID 2.2K_0402_5%
R361 H_THERMTRIP# 10K_0402_5%
R362 SB_SMCLK1 2.2K_0402_5%
R363 SB_SMDAT1 2.2K_0402_5%
R352 GBE_MDIO 10K_0402_5%
R358 GBE_PHY_INTR 10K_0402_5%
R353 GBE_COL 10K_0402_5%
R354 GBE_CRS 10K_0402_5%
R356 GBE_RXERR 10K_0402_5%
AMD recommend PD 10K
Security Classification
Compal Secret Data
Issued Date
2008/10/06
Deciphered Date
2010/03/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Compal Electronics, Inc.
Title
SB710 USB/HD audio
Size
Custom
Document Number
NEW75 LA-5911P
Rev
0.1
Date:
Thursday, June 10, 2010
Sheet
27
of
55



SB820 A12(SA00003IW10)



Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.			
Title	SB710 SATA/IDE/SPI		
Size: Custom	Document Number: NEW75 LA-5911P		Rev: 0.1
Date: Thursday, June 10, 2010	Sheet 28 of 55		



Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: SB710 power/GND

Size: Custom | Document Number: NEW75 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 29 of 55

REQUIRED STRAPS

Check Internal PU/PD

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LCP_CLK1	GPIO200 GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE GEN2	WATCHDOG TIMER ENABLE	USE DEBUG STRAP	CPU/HT CLK SEL Enable	EC ENABLE	CLOCKGEN ENABLE	H,H = Reserved H,L = SPI ROM L,H = LPC ROM (Default L,NC) L,L = FWH ROM
PULL LOW	Performance MODE DEFAULT	FORCE PCIE GEN1 DEFAULT	WATCHDOG TIMER DISABLE DEFAULT	IGNORE DEBUG STRAP DEFAULT	CPU/HT CLK SEL Disable DEFAULT	EC DISABLE DEFAULT	CLOCKGEN DISABLE DEFAULT	



DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]

		PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH		USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW		BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Check AD29,AD28 strap function

check default



Compal Electronics, Inc.

Title: SB710 STRAPS

Size: Custom | Document Number: NEW75 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 30 of 55

SATA HDD Conn.



SATA ODD Conn.



Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: HDD & ODD Connector

Size	Document Number	Rev
B	NEW75 LA-5911P	0.1

Date: Thursday, June 10, 2010 Sheet 31 of 55



Security Classification	Compal Secret Data		
Issued Date	2008/04/16	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: Atheros AR8131

Size: Custom | Document Number: NEW75 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 32 of 55



LAN Connector



Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: LAN Magnetic & RJ45

Size	Document Number	Rev
B	NEW75 LA-5911P	0.1

Date: Thursday, June 10, 2010 Sheet 33 of 55

Mini-Express Card for WLAN



Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)

Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: MINI CARD (WLAN) / FP / Ext_USB

Size	Document Number	Rev
B	NEW75 LA-5911P	0.1

Date: Thursday, June 10, 2010 | Sheet 34 of 55





To USB/B Connector



<NAL00 use>

To CardReader/B Connector



<NEW70 use>

Bluetooth Conn.



<NAL00 use>

To 3G Module Connect



<NAV70 use>



Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: BlueTooth / Int USB x2 /eSATA

Size: B | Document Number: NEW75 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 35 of 55


For EC Tools
Place on MiniCard door
U26
KB926QFB1_LQFP128_14X14
20mil
LPC & MISC
PWM Output
AD Input
DA Output
PS2 Interface
Int. K/B Matrix
SPI Device Interface
SPI Flash ROM
GPIO
SM Bus
GPO
GPI
VGA_DBCLK
EC must program to 500KHZ output
Start and stop follow SUP high/Low
Analog Project ID definition
Analog Board ID definition
For PEW56 PID
For NEW76/86/96 PID
For PEW76/86/96 PID
For Capilano VGA
Delay EC_PWROK 50ms for VGA criterial
Delay SUSP# 10ms
Reserve for EMI, close to EC
For Low PWR panel use
EC Version control
High : D3
Low : E0
KB926 Rev:D3(SA00001J580)
KB926 Rev:E0(SA00001J5A0)
32.768KHZ_12.5PF_Q13MC14610002
Compal Electronics, Inc.
EC ENE KB926
NEW75 LA-5911P
Compal Secret Data
2008/10/06
2010/03/12
Thursday, June 10, 2010
Sheet 36 of 55



Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: BIOS, I/O Port & K/B Connector

Size	Document Number	Rev
B	NEW75 LA-5911P	0.1

Date: Thursday, June 10, 2010 Sheet 37 of 55

ON/OFF switch **Power Button**



PX MODE SELECT CONTROL *<AMD Suggestion>*



	PX_EN#	AUX0N EDP_DISABLED	I2C_DATA EDP_ENABLED	INT_VGA_EN#	DISPLAY OUTPUT
IGP only mode	1	X	X	0	IGP(LVDS,EDP,VGA,DP)
VGA only mode	1	X	X	1	VGA(LVDS,EDP,CRT,DP)
PX (MUXED)	0	0/1	0/1	1	VGA/IGP(CRT, LVDS, EDP); MXM(DP)
PX (MUXLESS)	0	X	X	0	IGP(LVDS,EDP,CRT,DP)

VGA Power ON Circuit



For VGA Power on control

For PX sequence and internal clock mode, VGA PWR need ramp up after SB_CLK oscillate



For PX sequence, >1mS delay is required between PE_GPIO1 and VGA_PWR_ON



Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: PBTN / VGA SEQUENCE

Size	Document Number	Rev
B	NEW75 LA-5911P	0.1

Date: Thursday, June 10, 2010 Sheet 38 of 55



ALC272X

Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-A (PIN 39, 41)	LOUT2
	20K	PORT-B (PIN 21, 22)	MIC1
	10K	PORT-C (PIN 23, 24)	LINE1
	5.1K	PORT-D (PIN 35, 36)	LOUT1
SENSE B	39.2K	PORT-E (PIN 14, 15)	LINE2
	20K	PORT-F (PIN 16, 17)	MIC2
	10K		
	5.1K	PORT-I (PIN 32, 33)	HP

Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: HD Audio Codec ALC888S-VC

Size: B | Document Number: NEW75 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 39 of 55

GAIN0	GAIN1	AV(inv)	Ri
0	0	6dB	90k
0	1	10dB	70k
1	0	15.6dB	45k
1	1	21.6dB	25k



Int. Speaker Conn.



For PEWXX, remove Right SPK

Headphone Out



<NAL00 use>

MIC JACK



<NAV70 use>

Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: Amplifier & Audio Jack

Size: B | Document Number: NEW75 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 40 of 55

FAN1 Conn



LDO FAN



Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: FAN & Screw Hole

Size	Document Number	Rev
B	NEW75 LA-5911P	0.1

Date: Thursday, June 10, 2010 | Sheet 41 of 55

+5VALW TO +5VS



+1.1VALW TO +1.1VS





+3VALW TO +3VS



+1.5V to +1.5VSG



+1.5VS





+1.8VS to +1.8VSG









Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: DC Interface

Size	Document Number	Rev
B	NEW75 LA-5911P	0.1

Date: Thursday, June 10, 2010 | Sheet 42 of 55





Vin Dectector			
	Min.	Typ	Max.
H-->L	16.976V	17.525V	17.728V
L-->H	17.430V	17.901V	18.384V







Security Classification	Compal Secret Data		
Issued Date	2007/09/20	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: DCIN & DETECTOR

Size: Custom | Document Number: NAV71 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 43 of 55

PH1 under CPU botten side :
CPU thermal protection at 92 degree C
Recovery at 56 degree C







Security Classification	Compal Secret Data		
Issued Date	2007/09/20	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: BATTERY CONN / OTP

Size	Document Number	Rev
Custom	NAV71 LA-5911P	0.1

Date: Thursday, June 10, 2010 | Sheet 44 of 55



Security Classification	Compal Secret Data		
Issued Date	2007/09/20	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: +5VALWP/+3VALWP

Size	Document Number	Rev
Custom	NAV71 LA-5911P	0.1

Date: Thursday, June 10, 2010 | Sheet 45 of 55

Iada=0~4.74A(90W/19V=4.736A)

CP = 85%*Iada ; CP = 4.03A



Iada=0~4.74A(90W) CP= 85%*Iada; CP=4.03A
Iada=0~3.42A(65W) CP= 85%*Iada; CP=2.91A

CP mode

Iinput=(1/0.02)(0.05*Vaclm/2.39+0.05)
where Vaclm=1.464V (90W), Iinput=4.03A
PR84=12.1K;PR87=20K
where Vaclm=0.391(65W), Iinput=2.91A
PR84=12.1K;PR85=2.55K
IREF=0.7224*Icharge

ADP_I = 19.9*3.42*0.95*0.02=1.29V

LI-3S :13.5V----BATT-OVP=1.5012V
BATT-OVP=0.1112*VMB
Per cell=4.5V

BATT Type	Charging Voltage (0x15)	CV mode
Normal 3S LI-ON Cells	12600mV	12.60V

-

Security Classification	Compal Secret Data		
Issued Date	2007/09/20	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: **CHARGER**

Size: Custom | Document Number | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 46 of 55



<Vo=1.1V> VFB=0.75V
V=0.75*(1+4.7K/10K)=1.1V
Fsw=280KHz

Cout ESR=15m ohm Rdson(max)=5.6 mohm Rdson(typ)=4.5 mohm.
Ipeak=7.42A, Imax=5.2A, Iocp=8.9A
Delta I=((19-1.1)*(1.1/19))/(L*Fsw)=2.06A
=>1/2Delta I=1.03A
Vtripmax=Iocp*Rdson=8.9*5.6*1.3=0.065V
Rcs=Vtrip/9uA=0.065V/9uA=7.2K
choose Rcs=7.32K
Iocpmax=((7.32K*11uA)/0.0045)+1.03A=19A
Iocpmin=((7.32K*9uA)/(0.0056*1.3))+1.03A=10A
Iocp=10A~19A



<Vo=1.5V> VFB=0.75V
Vo=0.75*(1+10K/10K)=1.5V
Fsw=280KHz

Cout ESR=17 mohm Rdson(max)=5.6 mohm Rdson(typ)=4.5 mohm
Ipeak=13.5A, Imax=9.5A, Iocp=16.2A
Delta I=((19-1.5)*(1.5/19))/(L*Fsw)=3.9A
=>1/2Delta I=1.95A
Vtripmax=Iocp*Rdson=16.2*5.6*1.3=0.118V
Rcs=Vtrip/9uA=0.118V/9uA=13.1K
choose Rcs=13K
Iocpmax=((13K*11uA)/0.0045)+1.95A=32A
Iocpmin=((13K*9uA)/(0.0056*1.3))+1.95A=18A
Iocp=18A~32A

Security Classification	Compal Secret Data		
Issued Date	2007/09/20	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: 1.8VP / 1.05V_VCCP

Size: Custom | Document Number: NAV71 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 47 of 55

	POWER_SEL
HIGH	0.95V
LOW	1.1V



<Vo=1.1V> VFB=0.75V
V=0.75*(1+4.7K/10K)=1.1V
Fsw=280KHz

Cout ESR=15m ohm Rdson(max)=18m Rdson(typ)=15m
Ipeak=7.6A, Imax=5.4A, Iocp=9.2A
Delta I=((19-1.1)*(1.1/19))/(L*Fsw)=2.06A
=>1/2Delta I=1.03A
Vtripmax=Iocp*Rdson=9.2*5.6*1.3=0.067V
Rcs=Vtrip/9uA=0.067V/9uA=7.44K
choose Rcs=7.5K
Iocpmax=((7.5K*11uA)/0.0045)+1.03A=19.36A
Iocpmin=((7.5K*9uA)/(0.018*1.3))+1.03A=10.3A
Iocp=10.3A~19.36A



	VDDR_SW
HIGH	1.05V
LOW	0.9V



Security Classification	Compal Secret Data		
Issued Date	2007/09/20	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: +1.5VP

Size: Custom | Document Number: NAV71 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 48 of 55



Ipeak=1A, Imax=0.7A





ACIN

Precharge detector	Min.	typ.	Max.
H-->L	14.589V	14.84V	15.243V
L-->H	15.562V	15.97V	16.388V

BATT ONLY

Precharge detector	Min.	typ.	Max.
H-->L	6.138V	6.214V	6.359V
L-->H	7.196V	7.349V	7.505V

Security Classification	Compal Secret Data		
Issued Date	2007/09/20	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title	+0.75VSP		
Size: Custom	Document Number: NAV71 LA-5911P		Rev: 0.1
Date: Thursday, June 10, 2010	Sheet 49 of 55		



Security Classification	Compal Secret Data		
Issued Date	2008/08/10	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: +1.8VSP/+1.0VSGP

Size	Document Number	Rev
Custom	NAV71 LA-5911P	B

Date: Thursday, June 10, 2010 | Sheet 50 of 55



		Park XT
GPU_VID0	GPU_VID1	Core Voltage Level
1	1	0.93 V
1	0	1.0 V
0	1	1.05V
0	0	1.12 V

		Madison
GPU_VID0	GPU_VID1	Core Voltage Level
1	1	0.9 V
1	0	0.95 V
0	1	1.0V
0	0	1.05 V

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2007/12/18	Deciphered Date	2010/03/12
Title	VGA_CORE/1.1VSP		
Size C	Document Number NAV71 LA-5911P		Rev 0.1
Date: Thursday, June 10, 2010	Sheet 51 of 55		



Security Classification	Compal Secret Data		
Issued Date	2008/04/16	Deciphered Date	2010/03/12

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: +CPU_CORE

Size	Document Number	Rev
C	NAV71	1.0

Date: Thursday, June 10, 2010 Sheet 52 of 55

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	ADD 2 switch mos and remove 2 pull high resistance to modify VGA_CORE switch level	Before modify to fault, we recognize that VGAPWRSEL pin is open drain state. But after check with AMD AE regoer to clear the foul that VGAPWRSEL pin has driviing ability.so i take away 2 pull high resistance and add 2 switch mos to modify the switch level.	0.1	52	ADD PQ60 and PQ61 remove PR212(10K,0402) and PR213(10K.0402)	2009/08/21	EVT_NEW75
2	change thermister , tune PH1 protection and recovery set point	change thermister from 150K to 100K	0.1	44	thermister part number SL200000V00 and PR28 change to 21K, PR30 change to 9.53K	2009/08/27	EVT_NEW75
3	Add GPU voltagr sence net	Cause GPU have GCORE_SEN and FB_GND pin so power add receive net.	0.1	51	ADD GCORE_SEN and FB_GND net, also add PR296(0_0402_1%), PR297(10_0402_5%) and PR298(0_0402_5%)	2009/09/04	EVT_NEW75
4	change DC-IN connector part number	to meet pin definition	0.1	43	change part number is SP020908120	2009/09/10	EVT_NEW75
5	change reistance PR81 value	Cause meet battery Ki value setting from 1.106 to 0.7224. change PR81 from 154K(0402_1%) to 80.6K(0402_1%)	0.1	46	change resistance PR81 value from 154K to 80.6K	2009/09/22	EVT_NEW75
6	ADD switch circuit for 1.05V	Cause follow AMD electrcial sheet, VDDIO/ VDDR voltage setting procedure. AMD processor will switch between 1.05V and 0.9V by VDDIO and VDDR	0.1	48	ADD PR161 (165K_0402_1%), PQ58,PR152(10K_0402_5%),PR160(10K_0402_5%), PC131(0.1U_25V6) , change PR161 value from 100K to 249K, and ADD enable net name -VDDR_SW	2009/09/22	EVT_NEW75
7	change resistance size	cause for component de-rating . Prevent the component break down when inrush current happen.	0.1	46	change PR61 from (0.02_1206_1%) to (0.02_2512_1%)	2009/10/06	EVT_NEW75
8	Modify VGA_CORE mapping table.	cause ATI change power play voltage, so change the table value.	0.1	51	change PR198 from 9.76_0402_1% to 9.53_0402_1%, PR197 from 37.4_0402_1% to 64.9_0402_1% and PR201 from 17.8_0402_1% to 31.6_0402_1%	2009/10/06	EVT_NEW75
9	Change 1.0VSGP enable RC value	Prevent LDO can't turn off when it should turn off	0.1	50	Change PR173 from 100K_0402_5% to 10K_0402_5%, PC146 from 0.1u_0402 to 1u_0402	2009/10/15	EVT_NEW75
10	Change lowside MOS of VGA_CORE	Cause light load efficiency result is fail, and we get result after discuss FAE. The reason is lowside mos Rdson too less and IC will detect not very sensitive	0.1	51	Change PQ39 and PQ40 from TPCA8028(SB00000GL00) to AO4456(SB000009F80)	2009/11/19	EVT_NEW75
11	Change 3/5Valw boost resistance value	For EMI request	0.1	45	Change PR40 and PR47 from 0_0603_5% to 2.2_0603_5%(SD013220B80)	2009/11/19	EVT_NEW75
12	ADD two capacity	For EMI request	0.1	52	Add pc219 and pc220 are both S CER CAP 1000P 50V K X7R 0402	2009/11/23	EVT_NEW75
13	ADD three resistance	Cause madison and park need different voltage switch level so add different resistance value for the problem.	0.1	51	Add PR197(68.1K_0402_1%) , PR198 (9.53K_0402_1%) and PR201 (31.6K_0402_1%)	2009/11/23	EVT_NEW75
14	Change chock	Cause A phase put wrong chock	0.2	37,39,40	Change PL9 from SH00000FK00 to SH000009Q00	2009/11/23	EVT_NEW75

Version change list (P.I.R. List)

DVT Stage

1. remove Y4 related
2. add a bead on +VDDA11PCIE ---ok (add L28)
3. use 6mohm MOS on +1.1VS ---ok (U38,U37)
4. +1.1VALW vlotage level --check PW rail
5. check EC sequence (syson/vga_on) --ok
6. VRAM ID --ok
7. VRAM_RST circuit -- check slew rate
8. 3G module circuit update --ok
9. EC 500K circuit --ok
10. MEMZN circuit (0ohm/10uF) --ok
11. check GBE PU/PD --ok
12. check capacitor size
13. TXC crystal value --ok (change X1,Y2), Y5
14. internal clock circuit --ok
15. ADD VGAPWR_ON --ok, INT_VGAPWR_ON
16. define PX_FN/CLK_MODE strap pin --ok
17. define CLK_REQ for internal CLKREQ --ok
18. change 4.7u_0805 type --ok
19. BOM change for SG --ok
20. add VGAPWR_ON for SG&int clock use --ok
21. add PJ25 --ok
22. LED1/3 680ohm, LED2/4 3.9Kohm --ok
23. add MUXLESS strap --ok (R521,R612)
24. add LPW planel feature --ok (LOCAL_DIM / COLOY_ENG_EN)
25. EC version control--ok (R529,R528)
26. WiMAX LED combine circuit --ok (R530,R531,D47)
27. change INT_VGAPWR_ON to EC_pin91 --ok
28. add VB function --ok (R533,R532)
29. Add R534,R535,R536 for layout --ok
30. change Y5 to 33p cap
31. pop ESD diode --ok
32. set T25 to BH for main --ok
33. Define Board file ID for SW req. --ok

R2A stage:

1. Combine DIS VGA PWR filter
2. Add HDMI from NB (BUS, DDC, HPD)
3. Remove ESD diode for cost down
4. Change VGA P/N to R3
5. Reserve SB EC_CLK to EC
6. Change EC version to E0
7. Change thermal sensor to SB-TSI
8. Define PID/BID for strap
9. Define 8L_6L_UMA strap on SB

PVT Stage

1. un-pop D39,D41	p.40
2. pop D27	p.39
3. un-pop Q73,Q74,Q75,Q70,R500,R502	p.38
4. Change R470 to 8.2K	p.36
5. Change R600,R510,R489 to 100K	p.22/p.42
6. Change C847 to 0.1u	p.22
7. Change C739,C740 to 15p	p.36
8. Change LED resistance R477,R499 change to 2.2K	p.37
9. Change R611 to 33K	p.42
10. Change HDMI_HPD PU from +3VSG to +3VS	p.24
11. Change C957,C971 to 0.47u_0603	p.40
12. Remove VGA option solution	
unpop R147,R420,R421,R248 pop R161	p.16/p.22/p.17
13. Pop R595,R596,Q49,Q48 change R595 to 300k	p.42
14. Change LED1,LED3 to SC591NB5A30	p.37
15. Change Q5,Q26 to SB00000DH00	p.16/p.37
~~16. Change C468~C475 to MAD@~~	~~p.20~~
17. Change C305,C306 to 0603 size	p.18
18. Change LED control circuit, Pop R537,R457	p.34/p.35
19. Update AMP GAIN to 10dB	p.40
20. Change C11,C56,C723 to SGA00002N80	p.8/p.9/p.35
21. Change TPC24 to TPC12 for layout	

R10 Stage

1. Add R541, R542 for TSI leakage current issue. (option)	p.36
~~2. Change C21 from 3300pF to 100pF~~	
3. Unpop C21	
4. Unpop SW3	
5. Change C305 to MAD@	

R20 stage

Reserve VDDCR LDO circuit for AMD USB issue

Security Classification	Compal Secret Data		
Issued Date	2008/10/06	Deciphered Date	2010/03/12

Compal Electronics, Inc.

Title: HW PIR

Size: B | Document Number: NEW75 LA-5911P | Rev: 0.1

Date: Thursday, June 10, 2010 | Sheet 54 of 55

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
15	Change chock	Cause NB_CORE and 1.1VALW efficiency measurement result fail. so change inductor from 1.8uH to 1.0 uH, and change the tye from ferrite to moding	0.2	47,48	Change PL6 and PL8 from SH000009680 to SH000009U00	2009/12/01	EVT_NEW75
16	Change resistance value	Cause change low side MOS from TPCA8028 to AO4456. And there have different Rds(on). then OCP will different, so i need to change ocp setting resistance.	0.2	51	Change PR190 from SD000004100 (S RES 1/16W 8.2K +-1% 0402) to SD00000QM80 (S RES 1/16W 14.3K +-1% 0402)	2009/12/01	EVT_NEW75
17	ADD sunbber	Cause VGA_CORE phase ringing too strong, so add sunbber to reduce the ringing	0.2	51	ADD PR191(SD001470B80 ,S RES 1/4W 4.7 +-5% 1206) and PC171(SE025681K80 S CER CAP 6,80P 50V K X7R 0603)	2009/12/01	EVT_NEW75
18	Change resistance value	change VGA_CORE switch frequency fromm 300K to 400K, for solve efficiency fail issue	0.2	51	Change PR196 from 44.2K to 33K	2009/12/01	EVT_NEW75
19	Delete component PC73, PC83 and PC92	Cause for design resinable	0.2	47,48	Delete PC73,PC83 and PC92	2009/12/01	EVT_NEW75