


JV50-TR Block Diagram

Project code: 91.4FN01.001
PCB P/N : 48.4FN01.001
REVISION : 09230- -1

PCB STACKUP


TOP	_____
VCC	_____
S	_____
S	_____
GND	_____
BOTTOM	_____

SYSTEM DC/DC	
RT8205A	46
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (6A)
	3D3V_S5 (6A)
SYSTEM DC/DC	
TPS51124	47
INPUTS	OUTPUTS
DCBATOUT	1D1V_S0 (7.5A)
	1D2V_S0 (4A)
SYSTEM DC/DC	
TPS51125	48
INPUTS	OUTPUTS
DCBATOUT	1D8V_S3 (11A)
5V_S5	1D1V_M92
RT9025	
49	
RT9161	
49	
3D3V_S0	2D5V_S0 (200mA)
G957	
49	
3D3V_S0	1D5V_S0 (1A)
G9161	
49	
3D3V_S5	1D2V_S5 (400mA)
CHARGER	
MAX8731	50
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR
	18V 6.0A
	UP+5V
	5V 100mA
CPU DC/DC	
ISL6265AHR	45
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0_0
	0~1.55V 18A
	VCC_CORE_S0_1
	0~1.55V 18A
	VDDNB
	0~1.55V 18A




<Core Design>


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
BLOCK DIAGRAM	
Size	Document Number
A3	JV50-TR
Date: Tuesday, June 16, 2009	Sheet 1 of 61
Rev	SB



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB/PCIE Routing			
Size	Document Number		Rev
A3	JV50-TR		A
Date:	Tuesday, June 16, 2009		Sheet 2 of 61






State	Specification	Notes	ZM200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
S0.C0.P2	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1300 MHz
	TDP	3	TBD
S0.C0.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
S0.C0.P4	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P5	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
S0.C0.P6	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
S0.C0.P7	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V

SKT-CPU638P-GP-U2
62.10055.111
2ND = 62.10055.251
SKT-BGA638H176


<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU HT LINK I/F (1/4)		
Size A3	Document Number JV50-TR	Rev SB
Date: Tuesday, June 16, 2009 Sheet 4 of 61		

The Processor has reached a preset maximum operating temperature. 100°C
I=Active HTC
O=FAN



HDT Connectors






<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU_Control&Debug_(3/4)
-------	------------------------------------

Size A3	Document Number JV50-TR	Rev SB
Date: Tuesday, June 16, 2009	Sheet 6 of	61





PEG_TXP[15.0] 53
PEG_TXN[15.0] 53

RS780M Display Port Support (muxed on GFX)

DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1


GTXP0	UMA_MUX	C30	1	SCD1U16V2KX-3GP	PEG_TXP0	HDMI_DATA2+	21
GTXP1	UMA_MUX	C29	1	SCD1U16V2KX-3GP	PEG_TXN0	HDMI_DATA2-	21
GTXP2	UMA_MUX	C28	1	SCD1U16V2KX-3GP	PEG_TXP1	HDMI_DATA1+	21
GTXP3	UMA_MUX	C27	1	SCD1U16V2KX-3GP	PEG_TXN1	HDMI_DATA1-	21
GTXP4	UMA_MUX	C26	1	SCD1U16V2KX-3GP	PEG_TXP2	HDMI_DATA0+	21
GTXP5	UMA_MUX	C25	1	SCD1U16V2KX-3GP	PEG_TXN2	HDMI_DATA0-	21
GTXP6	UMA_MUX	C24	1	SCD1U16V2KX-3GP	PEG_TXP3	HDMI_CLK+	21
GTXP7	UMA_MUX	C23	1	SCD1U16V2KX-3GP	PEG_TXN3	HDMI_CLK-	21


LAN
MINICARD1
MINICARD2
NEW CARD


GTXP0	UMA_MUX	C30	1	SCD1U16V2KX-3GP	PEG_TXP0	HDMI_DATA2+	21
GTXP1	UMA_MUX	C29	1	SCD1U16V2KX-3GP	PEG_TXN0	HDMI_DATA2-	21
GTXP2	UMA_MUX	C28	1	SCD1U16V2KX-3GP	PEG_TXP1	HDMI_DATA1+	21
GTXP3	UMA_MUX	C27	1	SCD1U16V2KX-3GP	PEG_TXN1	HDMI_DATA1-	21
GTXP4	UMA_MUX	C26	1	SCD1U16V2KX-3GP	PEG_TXP2	HDMI_DATA0+	21
GTXP5	UMA_MUX	C25	1	SCD1U16V2KX-3GP	PEG_TXN2	HDMI_DATA0-	21
GTXP6	UMA_MUX	C24	1	SCD1U16V2KX-3GP	PEG_TXP3	HDMI_CLK+	21
GTXP7	UMA_MUX	C23	1	SCD1U16V2KX-3GP	PEG_TXN3	HDMI_CLK-	21


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			
ATi-RS880M_HT LINK&PCIe(1/3)			
Size	Document Number	Rev	
A3	JV50-TR	SB	
Date:	Tuesday, June 16, 2009	Sheet	8 of 61












PLACE SATA AC DECOUPLING
CAPS CLOSE TO SB710




Dummy CKG select



Layout connect to Cap then GND

REQUIRED STRAPS
REQUIRED SYSTEM STRAPS



	PCI_CLK2	PCI_CLK3	CLK_PCI_LOM CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17 , SB_GPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM DEFAULT L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

DEBUG STRAPS


TPAD14-GP	TP137	PCI_AD23	11
TPAD14-GP	TP136	PCI_AD24	11
TPAD14-GP	TP195	PCI_AD25	11
TPAD14-GP	TP135	PCI_AD26	11
TPAD14-GP	TP134	PCI_AD27	11
TPAD14-GP	TP133	PCI_AD28	11
TPAD14-GP	TP130	PCI_AD29	11
TPAD14-GP	TP129	PCI_AD30	11

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

5,18 MEM_MA_ADD0>>102 A0
5,18 MEM_MA_ADD1>>101 A1
5,18 MEM_MA_ADD2>>100 A2
5,18 MEM_MA_ADD3>>99 A3
5,18 MEM_MA_ADD4>>98 A4
5,18 MEM_MA_ADD5>>97 A5
5,18 MEM_MA_ADD6>>96 A6
5,18 MEM_MA_ADD7>>95 A7
5,18 MEM_MA_ADD8>>94 A8
5,18 MEM_MA_ADD9>>93 A9
5,18 MEM_MA_ADD10>>92 A10/AP
5,18 MEM_MA_ADD11>>91 A11
5,18 MEM_MA_ADD12>>90 A12
5,18 MEM_MA_ADD13>>89 A13
5,18 MEM_MA_ADD14>>88 A14
5,18 MEM_MA_ADD15>>87 A15
5,18 MEM_MA_BANK0>>107 BA0
5,18 MEM_MA_BANK1>>106 BA1


5 MEM_MA_DATA0>>5 DQ0
5 MEM_MA_DATA1>>17 DQ1
5 MEM_MA_DATA2>>19 DQ2
5 MEM_MA_DATA3>>4 DQ3
5 MEM_MA_DATA4>>14 DQ4
5 MEM_MA_DATA5>>16 DQ5
5 MEM_MA_DATA6>>23 DQ6
5 MEM_MA_DATA7>>25 DQ7
5 MEM_MA_DATA8>>35 DQ8
5 MEM_MA_DATA9>>37 DQ9
5 MEM_MA_DATA10>>20 DQ10
5 MEM_MA_DATA11>>22 DQ11
5 MEM_MA_DATA12>>36 DQ12
5 MEM_MA_DATA13>>38 DQ13
5 MEM_MA_DATA14>>43 DQ14
5 MEM_MA_DATA15>>45 DQ15
5 MEM_MA_DATA16>>55 DQ16
5 MEM_MA_DATA17>>57 DQ17
5 MEM_MA_DATA18>>44 DQ18
5 MEM_MA_DATA19>>46 DQ19
5 MEM_MA_DATA20>>58 DQ20
5 MEM_MA_DATA21>>61 DQ21
5 MEM_MA_DATA22>>63 DQ22
5 MEM_MA_DATA23>>73 DQ23
5 MEM_MA_DATA24>>75 DQ24
5 MEM_MA_DATA25>>62 DQ25
5 MEM_MA_DATA26>>64 DQ26
5 MEM_MA_DATA27>>74 DQ27
5 MEM_MA_DATA28>>76 DQ28
5 MEM_MA_DATA29>>123 DQ29
5 MEM_MA_DATA30>>125 DQ30
5 MEM_MA_DATA31>>135 DQ31
5 MEM_MA_DATA32>>137 DQ32
5 MEM_MA_DATA33>>124 DQ33
5 MEM_MA_DATA34>>126 DQ34
5 MEM_MA_DATA35>>134 DQ35
5 MEM_MA_DATA36>>136 DQ36
5 MEM_MA_DATA37>>141 DQ37
5 MEM_MA_DATA38>>143 DQ38
5 MEM_MA_DATA39>>151 DQ39
5 MEM_MA_DATA40>>153 DQ40
5 MEM_MA_DATA41>>140 DQ41
5 MEM_MA_DATA42>>142 DQ42
5 MEM_MA_DATA43>>144 DQ43
5 MEM_MA_DATA44>>154 DQ44
5 MEM_MA_DATA45>>156 DQ45
5 MEM_MA_DATA46>>157 DQ46
5 MEM_MA_DATA47>>159 DQ47
5 MEM_MA_DATA48>>173 DQ48
5 MEM_MA_DATA49>>175 DQ49
5 MEM_MA_DATA50>>158 DQ50
5 MEM_MA_DATA51>>160 DQ51
5 MEM_MA_DATA52>>174 DQ52
5 MEM_MA_DATA53>>176 DQ53
5 MEM_MA_DATA54>>178 DQ54
5 MEM_MA_DATA55>>181 DQ55
5 MEM_MA_DATA56>>189 DQ56
5 MEM_MA_DATA57>>191 DQ57
5 MEM_MA_DATA58>>180 DQ58
5 MEM_MA_DATA59>>182 DQ59
5 MEM_MA_DATA60>>192 DQ60
5 MEM_MA_DATA61>>194 DQ61
5 MEM_MA_DATA62>>11 DQ62
5 MEM_MA_DATA63>>29 DQ63
5 MEM_MA_DQS0_N>>49 DQS0#
5 MEM_MA_DQS1_N>>68 DQS1#
5 MEM_MA_DQS2_N>>122 DQS2#
5 MEM_MA_DQS3_N>>146 DQS3#
5 MEM_MA_DQS4_N>>167 DQS4#
5 MEM_MA_DQS5_N>>186 DQS5#
5 MEM_MA_DQS6_N>>13 DQS6#
5 MEM_MA_DQS7_N>>31 DQS7#
5 MEM_MA_DQS0_P>>51 DQS0#
5 MEM_MA_DQS1_P>>70 DQS1#
5 MEM_MA_DQS2_P>>131 DQS2#
5 MEM_MA_DQS3_P>>148 DQS3#
5 MEM_MA_DQS4_P>>169 DQS4#
5 MEM_MA_DQS5_P>>188 DQS5#
5 MEM_MA_DQS6_P>>114 DQS6#
5 MEM_MA_DQS7_P>>119 DQS7#




Place C2.2uF and 0.1uF <
500mils from DDR connector

NORMAL TYPE

ADIMM2
RAS# 108
WE# 109
CAS# 113
CS0# 110
CS1# 115
CKE0 79
CKE1 80
CK0 30
CK0# 32
CK1 164
CK1# 166
DM0 10
DM1 26
DM2 52
DM3 67
DM4 130
DM5 147
DM6 170
DM7 185
SDA 195
SCL 197
VDDSPD 199
SA0 198
SA1 200
NC#50 50
NC#69 69
NC#83 83
NC#120 120
NC#163TEST 163
VDD 81
VDD 82
VDD 87
VDD 88
VDD 95
VDD 96
VDD 103
VDD 104
VDD 111
VDD 112
VDD 117
VDD 118
VSS 3
VSS 8
VSS 9
VSS 12
VSS 15
VSS 18
VSS 21
VSS 27
VSS 28
VSS 33
VSS 34
VSS 39
VSS 40
VSS 41
VSS 42
VSS 47
VSS 48
VSS 53
VSS 54
VSS 59
VSS 60
VSS 65
VSS 66
VSS 71
VSS 72
VSS 77
VSS 78
VSS 121
VSS 122
VSS 127
VSS 128
VSS 132
VSS 133
VSS 138
VSS 139
VSS 144
VSS 145
VSS 149
VSS 150
VSS 155
VSS 156
VSS 161
VSS 162
VSS 165
VSS 168
VSS 171
VSS 172
VSS 177
VSS 178
VSS 183
VSS 184
VSS 187
VSS 190
VSS 193
VSS 196
VSS 201
GND 201
MH2 GP



DDR_VREF




2ND = 62.10017.A41
3RD = 62.10017.G81


LOW 5.2 mm

PARALLEL TERMINATION


Put decap near power(0.9V) and pull-up resistor



Decoupling Capacitor




Place these Caps near DM1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near PARALLEL TERMINATION







<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			DDR DAMPING & TERMINATION
Size	Document Number	Rev	
A3	JV50-TR	SB	
Date:	Tuesday, June 16, 2009	Sheet	18 of 61

LCD/INVERTER/CCD CONN



for TR



Inverter Pin	
Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND

CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND

Close to connector LCD1

for TR

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LCD CONN

Size A3

Document Number

JV50-TR


Date: Tuesday, June 16, 2009

Sheet 19



of 61

Rev


SB



CRT I/F & CONNECTOR



DDC_CLK & DATA level shift







<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CRT Connector			
Size	Document Number		Rev
	JV50-TR		SB
Date:	Tuesday, June 16, 2009	Sheet 20 of 61	

for TR



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

T10

HDMI Connector

SE

Document Number

JV50-TR

Rev

Date: Tuesday, June 16, 2009



Sheet 2

21

of

61

SATA Connector





<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
HDD			
Size	Document Number	Rev	SB
	JV50-TR		
Date: Tuesday, June 16, 2009	Sheet 22	of 61	






SATA ODD Connector



BLUETOOTH MODULE

1.5A / High Active Voltage 2V









LAN Connector


- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.






LAN Connector



DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers












BOM change to 74.09789.B13

GAIN SETTING



GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB




Internal Speaker




LINE OUT




LINE IN



MIC IN



INT MIC



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

AUDIO JACK			Rev
Size	Document Number	JV50-TR	SB
Date: Tuesday, June 16, 2009	Sheet 30	of 61	


MDC 1.5 CONN


The schematic shows the internal wiring of the MDC 1.5 connector. Key components include:

- Capacitors:** C539 (SC4D7U6D3V5KX-3GP), C540 (SC4D7U6D3V5KX-3GP), C534 (SC22P50V2JN-4GP), C536 (SC100P50V2JN-3GP), R243 (100K/R2J1-GP), C541 (DUMMY-C2).
- Resistors:** R437, R245, R438, R244.
- ICs:** TYCO-CONN12A-2 (PU1), OR0402-PAD (multiple instances).
- Wiring:** Signals like ACZ_SYNC_A, ACZ_SDATAIN1_A, ACZ_BTCLK_MDC, and ACZ_RST# are routed through the connector pins to the respective components.


A pinout table is provided for reference:

PIN	SIGNAL
1	ACZ_RST#
2	ACZ_BTCLK_MDC
3	ACZ_SYNC_A
4	ACZ_SDATAOUT_MDC
5	ACZ_SDATAIN1_A
6	NC
7	NC
8	NC
9	NC
10	NC
11	NC
12	ACZ_BTCLK_MDC
13	ACZ_SYNC_A
14	ACZ_SDATAOUT_MDC
15	ACZ_SDATAIN1_A
16	NC
17	NC
18	NC

[illegible]







5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)









緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CARDREADER- RTS5159	
File	Document Number
Size	Date: Tuesday, June 16, 2009
Document Number	Sheet 32 of 61
Rev	SB

Mini Card Connector(WLAN)





Mini Card Connector(Robson2 and 3G)








TOUCH PAD



Finger printer



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Touch PAD/Finger printer

Size
A3


Document Number

JV50-TR


Rev
SB

Date: Tuesday, June 16, 2009


Sheet 38 of 61




Power Button




Beckup Button






WIRELESS Button




BT/3G Button



Cover Up Switch



T/P lock Button



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
SWITCH			
Size	Document Number		Rev
A3	JV50-TR		SE
Date:	Tuesday, June 16, 2009	Sheet 40 of	61




45 VRM_PWRGD>>>1 1 R120 0R2J-2-GP >>>1D1V_PWRGD 47




Adapter




CPU_CORE ISL6265HRTZ




DCDC 5V/3D3V(RT8205A)




DCDC 1D2V(TPS51124)




DCDC 1D8V(RT8209B)




DCDC 1D1V(TPS51124)




1D2V LDO G9161




0D9V LDO RT9026




CHARGER MAX8731



2D5V LDO R9161



1D5V LDO G9571






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			Power Block Diagram	
Size	Document Number		Rev	SB
A3	JV50-TR			
Date:	Tuesday, June 16, 2009	Sheet	43	of 61


Run Power




Title			
RUN AND AUX POWER			
Size A3	Document Number JV50-TR	Rev	SB
Date: Tuesday, June 16, 2009	Sheet 44	of 61	











DDR_0.9V






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		DCDC 1D8V RT8209B/LDO 0D9V	
Size	Document Number	Rev	SB
A3	JV50-TR		
Date:	Tuesday, June 16, 2009	Sheet	48 of 61








Layout notice:
It should be place near HDMI connector



M92-M2 uses memory group B only



HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.


STRAPS	PIN	DESCRIPTION
GPIO	DVPDATA (23:20) (Internal PD)	Initialization Behavior: This signal is input during reset (no reference clock is required). After reset, the default state is output low (0 V). The signals above can be left unconnected if not used.

AMD RESERVED CONFIGURATION STRAPS	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
H2SYNC, GENERIC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
GPIO28_TDO , GPIO21_BB_EN	




If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
128MB	x000	ST Microelectronics	M25P05A	0100
256MB	x001		M25P10A	0101
64MB	x010		M25P20	0101
32MB	x		M25P40	0101
512MB	x		M25P80	0101
1GB	x	Chingis (formerly PMC)	Pm25LV512A	0100
2GB	x		Pm25LV010A	0101
4GB	x			

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR x= DESIGN DEPENDANT NA= NOT APPLICABLE
TX_PWRS_ENB (Internal PD)	GPIO0	PCIE FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50k Tx output swing 1= Full Tx output swing	1
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	1
BIF_GEN2_EN_A	GPIO2	PCIE GNE2 ENABLED 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s	1
AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	
ROMSO	GPIO8	Serial ROM Output from ROM	0
ROMSI	GPIO9	VGA ENABLED Serial ROM Input to ROM	0
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	x x x
PWRCNTL[1,0]	GPIO[15,20]	Power control signals to control the core voltage regulator	
BB_EN	GPIO21	Back Bias (body bias) which minimizes power consumption in battery modes. 0V = Disable 3D3V = Enable	0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI	1
CCBYPASS	GENERIC		0







DDR3




SAMSUNG 1ST=72.41164.H0U
HYUNIX 2ND=72.51G63.C0U



DDR3





GPIO_15: PWR_CNTL0 control 0.95v and 1.2v for power play
M92 XT - PowerPlay States will base your power control setting change as below,
High state: 1.2V, e680/m500MHz
Medium state: 0.95V, e300/m500 MHz
Low state: 0.95V, e220/m250 MHz
UVD state: 1.2V, e600/m500 MHz

GPIO TABLE			
	I/O	Inter pull low	
PWR_CNTL_0	O	Yes	GPU Voltage H:=1.210V GPU Voltage L:=0.954V

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

RT8202A VGA CORE

Size A3


Document Number

Rev SB

Date: Tuesday, June 16, 2009

Sheet 60 of 61

1D5V_S0
I_{omax}=3.16A
OCP>6A



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		APL5912 1D5V VRAM POWER	
Size	Document Number	Rev	SB
A3	JV50-TR		
Date:	Tuesday, June 16, 2009	Sheet	61 of 61