


VER : 1A

BOM P/N	Description
31ZRLMB0000	ZRL MB ASSY (UMA,HR,DC) W/O CPU
31ZRLMB0010	ZRL MB (UMA,HR,DC, SURGE) W/O CPU


ZRL BLOCK DIAGRAM




Quanta Computer Inc.



PROJECT : ZRL

ZRL power tree




Power States				
POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DPI/PEG POWER	PG_1V_EN	Discrete enable






DP & PEG Compensation





eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms



PEG_ICOMPI and RCOMPO signals should be routed within 500 mils typical impedance = 43 mohms

PEG_ICOMPO signals should be routed within 500 mils typical impedance = 14.5 mohms

Processor pull-up(CPU)



eDP Hot-plug

HPD disable




Quanta Computer Inc.

PROJECT : ZRL

Sandy Bridge Processor (DDR3)

05



Quanta Computer Inc.


PROJECT : ZRL

Size	Document Number	Rev
	Sandy Bridge 2/4	1A
Date:	Tuesday, June 21, 2011	Sheet 5 of 34

POWER

CPU Core Power
SNB 45W:52A

Spec
470uF/4mohm x 4
22uF x 16
10uF x 10



PEG AND DDR


CORE SUPPLY

SVID



SENSE LINES

SNB 45W:8.5A



Spec
330uF/6mohm x 2
22uF x 12
22uF x 7 (Non-stuff)

CPU VCCPL
SNB 45W:1.5A

Spec
330uF/7mohm x 1
10uF x 1
1uF x 2

CPU VGT
SNB 45W:21.5A

Spec
470uF/4mohm x 2
22uF x 12



POWER

GRAPHICS


SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

CPU MCH
SNB 45W: 5A


Spec
330uF/6mohm x 1
10uF x 6

Real
10uF x 6

CAD Note: +VDDR_REF_CPU should have 10 mil trace width

CPU SA
SNB 45W: 6A

Spec
330uF/7mohm x 1
10uF x 3




Layout note: need routing together and ALERT need between CLK and DATA

SVID CLK

VR_SVID_CLK [29]


Place PU resistor close to CPU



SVID DATA


VR_SVID_DATA [29]

Place PU resistor close to CPU




SVID ALERT

H_CPU_SVIDALERT# [31] VR_SVID_ALERT# [29]



07



CFG2 R46 1K/F 4

CFG4 R43 *1K/F 4

CFG7 R26 *1K/F 4

CFG5 R24 *1K/F 4

CFG6 R16 *1K/F 4

```
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```




PROJECT : ZRL

Size	Document Number	Rev
	Sandy Bridge 4/4	1A
Date:	Tuesday, June 21, 2011	Sheet 7 of 34


Cougar Point (DMI, FDI, PM)

U16C




Cougar Point (LVDS, DDI)

U16F





Follow PDG eDP disable guide


PCH Pull-high/low(CLG)




System PWR OK(CLG)




RTC Circuitry(RTC)




HDA Bus(CLG)




PCH JTAG Debug (CLG)



PCH Dual SPI (CLG) MX25L3205DM2I-12G: AKE39FP0Z00 W25X32VSSIG: AKE39ZP0N00




PCH2 (CLG)



Add MOSFET to separate CODEC SYNC signal

Cougar Point (HDA,JTAG,SATA)



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up										
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)										
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)										
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)										
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V										
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable										
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)										



SizeDocument NumberCDate: Tuesday, Jun 10, 2020 11:58 AM



Default weak pull-up on GNT0/1#
[Need external pull-down for LPC BIOS]



Quanta Computer Inc.
PROJECT : ZRL


Cougar Point-M (PCI,USB,NVRAM)

Cougar Point-M (PCI-E,SMBUS,CLK)



Cougar Point (GPIO,VSS_NCTF,RSVD)

11



SV_SET_UP

High = Strong (Default)

TEST SET UP

R124 10K 4

R107 0.4

PCH_GPIO15

R379 1K 4

Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable

SGPIO

S_GPIO

R111 1K/F 4

R95 100 4

MFG-TEST

MFG_MODE

R374 10K 4

R360 0.4

VSS_NCTF_1	A4
VSS_NCTF_2	A44
VSS_NCTF_3	A45
VSS_NCTF_4	A46
VSS_NCTF_5	A5
VSS_NCTF_6	A6
VSS_NCTF_7	B3
VSS_NCTF_8	B47
VSS_NCTF_9	BD1
VSS_NCTF_10	BD49
VSS_NCTF_11	BE1
VSS_NCTF_12	BE49
VSS_NCTF_13	BE1
VSS_NCTF_14	BE49

CougarPoint_RIP0

GPIO27:
Un-multiplexed. Can be configured as wake input to allow wakes from Deep Sleep.
If not used then use 8.2-kΩ to 10-kΩ pull-down to GND.

R353??

GPIO Pull-up/Pull-down(CLG)

CR_WAKER#

R348 10K/F 4

SMIB#

R366 10K 4

PLL_ODVR_EN

R127 10K 4

EC_EXT_SMI#

R299 10K 4

EC_EXT_SCI#

R34 10K 4

STP_PCI#

R363 10K 4

EC_A20GATE

R96 10K 4

EC_RCIN#

R93 10K 4

CRIT_TEMP_REP#

R355 10K 4

dGPU_PWROK


R36 10K 4

GPIO27

R80 10K 4

	dGPU_PWR_CTRL# (GPIO68)	SKU_ID1 (GPIO64)	SKU_ID0 (GPIO16)	VGA H/W Signal	Setup Menu	
UMA Only	1	0	0	UMA	Hidden	UMA boot
Discrete Only	0 or 1	0	1	GPU	Hidden	GPU boot
Switchable (Mux)	0	1	0	UMA+GPU	DIS/SG	UMA boot
Optimize (Muxless)	0	1	1	UMA	UMA/SG	UMA boot

0 = GPU power is control by PCH GPIO (Discrete, SG or Optimize)
1 = GPU power is control by H/W (pure Discrete SKU)



FDI_OVRVLTG

R129 10K/F 4

FDI TERMINATION
VOLTAGE OVERRIDE

LOW - Tx, Rx terminated
to same voltage

DMI_OVRVLTG

R94 200K/F 4

DMI TERMINATION
VOLTAGE OVERRIDE

Low = Tx, Rx terminated to
same voltage (DC Coupling Mode)
(DEFAULT)

BIOS_REC

R128 10K 4

R110 0.4

BIOS RECOVERY

High = Disable (Default)

Low = Enable

Quanta Computer Inc.

PROJECT : ZRL

Cougar Point 4/6

Size

Document Number


Rev 1A

Date: Tuesday, June 21, 2011

Sheet 11 of 34

COUGAR POINT (POWER)


Cougar Point-M (POWER)




13

U10H		
H5	VSS[0]	
AA17	VSS[1]	VSS[80]
AA2	VSS[2]	AK38
AA3	VSS[3]	AK4
AA33	VSS[4]	AK42
AA34	VSS[5]	AK46
AB11	VSS[6]	AK8
AB14	VSS[7]	AL16
AB39	VSS[8]	AL17
AB4	VSS[9]	VSS[87]
AB43	VSS[10]	VSS[88]
AB5	VSS[11]	VSS[89]
AB7	VSS[12]	VSS[90]
AC19	VSS[13]	VSS[91]
AC2	VSS[14]	VSS[92]
AC21	VSS[15]	VSS[93]
AC24	VSS[16]	VSS[94]
AC3	VSS[17]	VSS[95]
AC34	VSS[18]	AL48
AC48	VSS[19]	AM11
AD10	VSS[20]	AM14
AD11	VSS[21]	AM36
AD12	VSS[22]	VSS[99]
AD13	VSS[23]	VSS[100]
AD19	VSS[24]	AM43
AD24	VSS[25]	AM45
AD26	VSS[26]	VSS[102]
AD27	VSS[27]	VSS[103]
AD33	VSS[28]	AM7
AD34	VSS[29]	VSS[105]
AD36	VSS[30]	AN29
AD37	VSS[31]	AN3
AD38	VSS[32]	AN31
AD39	VSS[33]	AP12
AD4	VSS[34]	VSS[109]
AD40	VSS[35]	VSS[110]
AD42	VSS[36]	VSS[111]
AD43	VSS[37]	VSS[112]
AD45	VSS[38]	VSS[113]
AD46	VSS[39]	VSS[114]
AD8	VSS[40]	VSS[115]
AE2	VSS[41]	VSS[116]
AE3	VSS[42]	VSS[117]
AE10	VSS[43]	VSS[118]
AE12	VSS[44]	VSS[119]
AD14	VSS[45]	VSS[120]
AD16	VSS[46]	VSS[121]
AE16	VSS[47]	VSS[122]
AE19	VSS[48]	VSS[123]
AE24	VSS[49]	VSS[124]
AE26	VSS[50]	VSS[125]
AE27	VSS[51]	VSS[126]
AE28	VSS[52]	VSS[127]
AE31	VSS[53]	VSS[128]
AE38	VSS[54]	VSS[129]
AE4	VSS[55]	VSS[130]
AE42	VSS[56]	VSS[131]
AE46	VSS[57]	VSS[132]
AE5	VSS[58]	VSS[133]
AE7	VSS[59]	VSS[134]
AE8	VSS[60]	VSS[135]
AG19	VSS[61]	VSS[136]
AG2	VSS[62]	VSS[137]
AG31	VSS[63]	VSS[138]
AG48	VSS[64]	VSS[139]
AH11	VSS[65]	VSS[140]
AH3	VSS[66]	VSS[141]
AH36	VSS[67]	VSS[142]
AH39	VSS[68]	VSS[143]
AH40	VSS[69]	VSS[144]
AH42	VSS[70]	VSS[145]
AH46	VSS[71]	VSS[146]
AH7	VSS[72]	VSS[147]
A118	VSS[73]	VSS[148]
A121	VSS[74]	VSS[149]
A124	VSS[75]	VSS[150]
A133	VSS[76]	VSS[151]
A134	VSS[77]	VSS[152]
AK12	VSS[78]	VSS[153]
AK3	VSS[79]	VSS[154]
		VSS[155]
		VSS[156]
		VSS[157]
		VSS[158]




CougarPoint_R1P0




DDR RVS 4H




Place these Caps near So-Dimm0.



DDR_RVS (DDR)




CAD Note: All VREF traces should have 10 mil trace width




02/23 Remove 0ohm to GND




Place these Caps near So-Dimm1.







CRT




Lid Switch (Hall sensor)




LVDS




LCD Power




Backlight Control




HDMI




EMI




HDMI-detect




LAN




TRANSFORMER



RJ45 Connector




+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA




The schematic diagram illustrates the power supply network for the Zynq-7010. It shows the connection of various power pins to the chip and the placement of decoupling capacitors. The VCCIN pin is connected to a network of capacitors (C100-C240) and is grounded. The +3V pin is connected to a network of capacitors (C195-C262) and is grounded. The +5V pin is connected to a network of capacitors (C264-C464) and is grounded. The +1.05V_VTT pin is connected to a network of capacitors (C376-C422) and is grounded. The +5V_S5 pin is connected to a network of capacitors (C259-C229) and is grounded. The +VCC_GFX pin is connected to a capacitor (C335) and is grounded. The output pins are connected to the internal power planes and are grounded.




MAIN SATA HDD




ODD (SATA)




Codec




Power




Mute(ADO)




Internal MIC





Internal Speaker




MIC




HP




C-test , remove Q25,Q24, stuff R236,R235 fix POPO sound




4 in 1 CARD READER IC (SD,MMC,xD,MS)




CTRL0, CTRL 1 trace length shorter , and surround with GND.



PIN45=Clock input selection
'1' for 48MHz input [Default,Internal PU]
'0' for 12MHz input



2 IN 1 CARD READER CONN (SD/MMC)



CLK Shorter than 1200 mil is good.


Main	DFHS11FR011
Second	DFHS11FR033




PROJECT : ZQ5
Quanta Computer Inc.

Size	Document Number	Rev
	AU6433 CardReader	1A
Date:	Tuesday, June 21, 2011	Sheet 23 of 43

USB




BT




LED


POWER



Battery



USB/B



Quanta Computer Inc.

PROJECT : ZRL

USB/ BT


Size	Document Number	Rev
		1A

Date: Tuesday, June 21, 2011 Sheet 24 of 34




Figure 1 shows the pin connections of the K/B connector. The connector has two rows of pins, labeled K/B and CN1. The K/B row has pins 1 through 26, and the CN1 row has pins 1 through 26. The connections are as follows:

K/B Pin	CN1 Pin
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26

The K/B connector is also connected to a 27-pin connector labeled KB, which is grounded at pin 28.





The schematic diagram illustrates the internal circuitry of the TP module. It features a +5V power supply connected to a network of resistors (R9, R10) and inductors (L2, L3, L4). The circuit includes two differential signal inputs, TPDATA and TPCLK, which are connected to the module's internal logic. A +TPVDD supply is connected to a capacitor (C14) and the module's power pins. The module's output pins (1-12) are connected to the 88501-120N module. The module is labeled 'Aces 88501-120N'.

[illegible]


PROJECT : ZRL

Size	Document Number	Rev
	KB/FAN/TP+FP	1A
Date:	Tuesday, June 21, 2011	Sheet 25 of 34






Quanta Computer Inc.
PROJECT : ZRL



+0.75V_DDR_VTT
0.75 Volt +/- 5%
TDC : 0.75A
PEAK : 1A
Width : 40mil

+SMDDR_VREF
0.75 Volt +/- 5%
TDC : 0.38A
PEAK : 0.5A
Width : 20mil




	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

G0	G1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

VCCSA_SEL	VCCSA
1	0.8V
0	0.9V

default 0.9V




OCP=7A
 $I_{ripple} = (19 - 0.9) * 0.9 / (2.2u * 300K * 19)$
 $= 1.299A$
 $R_{th} = 14mohm * 8 * (7 - 0.65) / 10uA$
 $= 71.125K$
 $I_{peak} = 8.299A$





Quanta Computer Inc.
PROJECT : ZRL

Size	Document Number	Rev
	+VCCSA	1A
Date:	Tuesday, June 21, 2011	Sheet 32 of 34



For EC control thermal protection (output 3.3V)

Thermal protection



Quanta Computer Inc.

PROJECT : ZRL

Size	Document Number	Rev
Discharge/1.8V)		1A
Date: Tuesday, June 21, 2011	Sheet 33 of 34	177 modify

Model	date	CHANGE LIST	MODEL	ZRL	
ZRL	5/18	page16 : L6,L8,L10 change to 0ohm C104,C86,C68 remove for monitor issue L5,L7,L9 change to 0603 package page 8 : add R422 for GFX_PWRGD page 27 :PQ26,PQ28 change footprint page 17 :Remove U6 HDMI level shift page 9 :add Q26,R423 to separate CODEC SYNC signal page 22 :change R239,R240 to 47 ohm by realtek		FROM	To
				X	1A
				X	1A
				X	1A
				1A	B2A
				1A	B2A
				1A	B2A
	5/25	page 29 : change PR133 to 1.58K, PR124 to 2.49K ,PC22,PC14 to 0.1u page 22 : remove Q25,Q24, stuff R236,R235 fix POPO sound		1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
	6/9	page 24 : change R246 to 33ohm,R245 to 68ohm, R247 to 150ohm for LED brightness.		1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
	2A			1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A
				1A	B2A