


JV50-CP Block Diagram

Project code: 91.4GD01.001

PCB P/N : 48.4GD01.0SB

REVISION : SB 09285



CPU DC/DC ISL62882	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 47, 48
SYSTEM DC/DC TPS51123	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5 49
SYSTEM DC/DC TPS51117	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 50
SYSTEM DC/DC TPS51117	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 50
SYSTEM DC/DC TPS51117	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT 51
RT9025	
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0 50
G2997	
INPUTS	OUTPUTS
1D5V_S3	0D75_S0 52
SYSTEM DC/DC ISL62881	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE 54
SYSTEM DC/DC TPS51117	
INPUTS	OUTPUTS
DCBATOUT	+VGA_CORE 55

CHARGER ISL88731A	
INPUTS	OUTPUTS
DCBATOUT	BT+ 53

PCB STACKUP

TOP _____

GND

S _____

S _____

GND

BOTTOM _____

ENG DIS MADSION SAMSUNG

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Block Diagram

Size
A3

Document Number

JV50-CPRev
SA

Date: Thursday, August 27, 2009

Sheet 1 of 57

A B

PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2

USB Table

Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	Touch Panel
6	NC
7	NC
8	NC
9	USB1 (HS)
10	Finger Print
11	Blue Tooth
12	MINIC2
13	Cardreader




C D E

Processor Strapping


Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

ENG DIS MADISON SAMSUNG


Title		
Table of Content		
Size A3	Document Number JV50-CP	Rev SA
Date: Tuesday, August 18, 2009	Sheet 2 of	57



FSC	0	1
SPEED	133MHz (Default)	100MHz





ENG DIS MADSION SAMSUNG



ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CPU (1/7)	
Size	Document Number
A3	JV50-CP
Date:	Thursdav, September 03, 2009
Sheet	4 of 57
Rev	SA







1

1

VSS_:

CATHERINE#2177
62.10055.321
2ND = 62.10055.321

2ND = 62,10055.321

2ND = 62.10055.321


--	--


Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V

ENG DIS MADSION SAMSUNG

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
CPU (4/7)			
Size Custom	Document Number		Rev
	JV50-CP		SA
Date:	Thursday, September 03, 2009	Sheet 7 of	57





2ND = 62.10055.321

62.10055.321




2ND = 62.10055.321

62.10055.321



ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CPU (6/7)		
Size	Document Number	Rev
A3	JV50-CP	SA
Date: Wednesday, August 26, 2009	Sheet 9 of 57	

SO-DIMM VREFDQ (M3) Circuit for Clarksfield Processor



SB 0817



CPU1E

5 OF 9

AUBURNDALE

RESERVED

CATHERINE#2177

2ND = 62.10055.321

62.10055.321

RSVD#AJ13
RSVD#AJ12
RSVD#AH25
RSVD#AK26
RSVD#AL26
RSVD#NCTF#AR2
RSVD#AJ26
RSVD#AJ27

RSVD#AL28
RSVD#AL29
RSVD#AP30
RSVD#AP32
RSVD#AL27
RSVD#AT31
RSVD#AT32
RSVD#AP33
RSVD#AR33

RSVD#AR32
RSVD_TP#E15
RSVD_TP#F15
KEY
RSVD#D15
RSVD#C15
RSVD#A15
RSVD#AH15

RSVD_TP#AA5
RSVD_TP#AA4
RSVD_TP#R8
RSVD_TP#AD3
RSVD_TP#AD2
RSVD_TP#AA2
RSVD_TP#AA1
RSVD_TP#R9
RSVD_TP#AG7
RSVD_TP#AE3

RSVD_TP#V4
RSVD_TP#V5
RSVD_TP#N2
RSVD_TP#AD5
RSVD_TP#AD7
RSVD_TP#W3
RSVD_TP#W2
RSVD_TP#N3
RSVD_TP#AE5
RSVD_TP#AD9

VSS AP34 RSVD VSS 1 R73 0R2J-2-GP

GP

AL13
AL12

AK25
AK26

AL26
AR2

AL26
AJ27

AL28
AL29

AP30
AP32

AL27
AT31

AT32
AP33

AR33

E15
F15

A2
D15

C15
A15

AA5
AA4

R8
AD3

AD2
AA2

AA1
R9

AG7
AE3

V4
V5





N2
AD5

AD7
W3

W2
N3

AE5
AD9

VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.



PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled



CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.




ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (7/7)	
Size A3	Document Number JV50-CP
Date: Thursday, September 03, 2009	Rev SA
Sheet 10	of 57









INTVRMEN- Integrated SUS
1.1V VRM Enable
High - Enable internal VRs

Integrated VccSus1_05,VccSus1_5,VccCL1_5		
INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable



SPI_CS0#, SPI_MISO, SPI_MOSI, SPI_CLK:
No series resistor required if routing length is 1.5"-6.5"



ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taippei Hsien 221, Taiwan, R.O.C.

Title: **PCH (1/9)**

Size: A3 Document Number: **JV50-CP** Rev: **SA**

Date: Thursday, September 03, 2009 Sheet 11 of 57






LAN

MINICARD1





MINICARD2

PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3VALW.


PCIECLKRQ{1,2} should have a 10K pull-up to +1.05VS (But CRB is pull-up to +3VS).









These pins are left as NC,
because the function is disable.



BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC(Default)
1	0	Reserved
0	1	PCI
1	1	SPI

41 PCLK_FWH
12 CLK_PCI_FB
40 CLK_PCI_KBC



INT_PIRQA# C38
INT_PIRQB# H51
INT_PIRQC# B37
INT_PIRQD# A44
PCI REQ0# F51
PCI REQ1# A46
PCI REQ3# M53
PCI GNT0# F48
PCI GNT1# K45
PCI GNT3# H53
INT_PIRQE# B41
INT_PIRQF# K53
INT_PIRQG# A36
INT_PIRQH# A48
PCI SERR# E44
PCI PERR# E50
PCI IRDY# A42
PCI DEVSEL# H44
PCI FRAME# C46
PCI PLOCK# D49
PCI STOP# D41
PCI TRDY# C48
ICH PME# M7
PCI PLTRST# D5
CLK_PCI_SIO_R N52
CLK_PCI_FB_R P53
CLK_PCI_KBC_R P46
CLK_PCI_3 P51
CLK_PCI_4 P48

PCI SERR# E44
PCI PERR# E50
PCI IRDY# A42
PCI DEVSEL# H44
PCI FRAME# C46
PCI PLOCK# D49
PCI STOP# D41
PCI TRDY# C48
ICH PME# M7
PCI PLTRST# D5
CLK_PCI_SIO_R N52
CLK_PCI_FB_R P53
CLK_PCI_KBC_R P46
CLK_PCI_3 P51
CLK_PCI_4 P48

PCH1E
H40 AD0
N34 AD1
C44 AD2
A38 AD3
C36 AD4
J34 AD5
A40 AD6
D45 AD7
E36 AD8
H48 AD9
E40 AD10
C40 AD11
M48 AD12
M45 AD13
F53 AD14
M40 AD15
M43 AD16
J36 AD17
K48 AD18
F40 AD19
C42 AD20
K46 AD21
M51 AD22
J52 AD23
K51 AD24
L34 AD25
F42 AD26
J40 AD27
G46 AD28
M47 AD29
H36 AD30
AD31

PCI
C/BED# G42
C/BE1# H47
C/BE2# G34
C/BE3#

PIRQA# C38
PIRQB# H51
PIRQC# B37
PIRQD# A44
REQ0# F51
REQ1#/GPIO50 A46
REQ2#/GPIO52 M53
REQ3#/GPIO54

PCI SERR# E44
PCI PERR# E50
PCI IRDY# A42
PCI DEVSEL# H44
PCI FRAME# C46
PCI PLOCK# D49
PCI STOP# D41
PCI TRDY# C48
ICH PME# M7
PCI PLTRST# D5
CLK_PCI_SIO_R N52
CLK_PCI_FB_R P53
CLK_PCI_KBC_R P46
CLK_PCI_3 P51
CLK_PCI_4 P48

IBEXPEAK-M-GP-NF

5 OF 10
NV_CE#0 AY9
NV_CE#1 BD1
NV_CE#2 AP15
NV_CE#3 BD8
NV_DQ#0 AV9
NV_DQ#1 BG8
NV_DQ#10 NV_I00 AP7
NV_DQ#11 NV_I01 AP6
NV_DQ#12 NV_I02 AT6
NV_DQ#13 NV_I03 AT9
NV_DQ#14 NV_I04 BB1
NV_DQ#15 NV_I05 AV6
NV_DQ#16 NV_I06 BB3
NV_DQ#17 NV_I07 BA4
NV_DQ#18 NV_I08 BE4
NV_DQ#19 NV_I09 BB6
NV_DQ#20 NV_I10 BD6
NV_DQ#21 NV_I11 BB7
NV_DQ#22 NV_I12 BC8
NV_DQ#23 NV_I13 BJ8
NV_DQ#24 NV_I14 BJ6
NV_DQ#25 NV_I15 BG6
NV_ALE BD3
NV_CLE AY6
NV_RCOMP AU2
NV_RB# AV7
NV_WR#0_RE# AY8
NV_WR#1_RE# AY5
NV_WE#_CK0 AV11
NV_WE#_CK1 BE5

USB
USBPN USBP0
USBPN USBP1
USBPN USBP2
USBPN USBP3
USBPN USBP4
USBPN USBP5
USBPN USBP6
USBPN USBP7
USBPN USBP8
USBPN USBP9
USBPN USBP10
USBPN USBP11
USBPN USBP12
USBPN USBP13
H18 J18
C18 C18
M20 P20
J20 L20
F20 F20
G20 A20
C20 M22
N22 N22
B21 D21
H22 J22
F22 E22
A22 C22
G24 G24
H24 L24
M24 M24
A24 A24
C24 C24
USBPN9 USBP9
USBPN10 USBP10
USBPN11 USBP11
USBPN12 USBP12
USBPN13 USBP13
USBPN3 29
USBPN4 29
USBPN5 29
USBPN6 29
USBPN7 29
USBPN8 29
USBPN9 29
USBPN10 43
USBPN11 28
USBPN12 28
USBPN13 37
USBPN14 36
USBPN15 36


USB
USBPN USBP0
USBPN USBP1
USBPN USBP2
USBPN USBP3
USBPN USBP4
USBPN USBP5
USBPN USBP6
USBPN USBP7
USBPN USBP8
USBPN USBP9
USBPN USBP10
USBPN USBP11
USBPN USBP12
USBPN USBP13
H18 J18
C18 C18
M20 P20
J20 L20
F20 F20
G20 A20
C20 M22
N22 N22
B21 D21
H22 J22
F22 E22
A22 C22
G24 G24
H24 L24
M24 M24
A24 A24
C24 C24
USBPN9 USBP9
USBPN10 USBP10
USBPN11 USBP11
USBPN12 USBP12
USBPN13 USBP13
USBPN3 29
USBPN4 29
USBPN5 29
USBPN6 29
USBPN7 29
USBPN8 29
USBPN9 29
USBPN10 43
USBPN11 28
USBPN12 28
USBPN13 37
USBPN14 36
USBPN15 36

PCI GNT3# 1
R491 2
Do Not Stuff

A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default

These pins are left as NC,
because the function is disable.



DMI Termination Voltage	
NV_CLE	Set to Vss when low. Set to Vcc when high.



Danbury Technology:
Disabled when Low.
Enable when High.

USB

Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	Touch Panel
6	NC
7	NC
8	NC
9	USB1 (HS)
10	Finger Print
11	Blue Tooth
12	MINIC2
13	Cardreader





ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title PCH (5/9)	
Size A3	Document Number JV50-CP
Date: Thursday, September 03, 2009	Sheet 15 of 57
Rev SA	




GPIO15 has a weak[20K] internal pull down.
No need to have external pull up/down.
GPIO 15 pin is set to low at reset.
Low : ME Crypto TLS with no confidentiality
High : ME Crypto TLS with confidentiality


The schematic diagram illustrates the CPU section of a board, featuring several integrated circuits and their connections:



- SRN10KJ-7GP**: A multi-pin connector with pins 1 through 8.
 - Pins 1, 2, 3, 4, 5, 6, 7, and 8 are connected to **PCH_GPIO28**, **PCH_GPIO60**, **EC_SW#**, **PCH_GPIO11**, **PCH_GPIO45**, **PCH_GPIO15**, **PSW_CLR#**, and **3D3V_S0** respectively.
- R370** and **R261**: Resistors connected to the **PCH_GPIO45** and **PCH_GPIO15** lines, respectively.
- 8K2RZJ-3-GP** and **1KR2J-1-GP**: Components connected to the **PCH_GPIO45** and **PCH_GPIO15** lines, respectively.
- G77**: A component connected to the **PSW_CLR#** line.
- RP1**: A multi-pin connector with pins 1 through 10.
 - Pins 1, 2, 3, 4, 5, 6, 7, 8, 9, and 10 are connected to **PCH_GPIO0**, **EC_SM#**, **dGPU_EDID**, **EC_SC#**, **3D3V_S0**, **PCH_GPIO22**, **STP_PC#**, **PX_HDM#**, **3D3V_S0**, and **3D3V_S0** respectively.



SB 0814







SB 0818

SB 0817

SB 0817

Place these caps close to VTT1 and VTT2.


6 M_A_DQS#[7..0]

REVERSE TYPE

Layout Note:
Place these Caps near
SO-DIMMA.


Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30




If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32



ENG DIS MADSION SAMSUNG




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-



$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

ENG DIS MADSION SAMSUNG


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PX SWITCH**



Size A3 Document Number **JV50-CP** Rev **SA**

Date: Thursday, September 03, 2009 Sheet 22 of 57



LCD/INVERTER/CCD CONN





SA 0702 EMI



modify by RF



Internal Mic




ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

LCD CONN			
Size	Document Number	Rev	
		SA	
Date:	Thursday, September 03, 2009	Sheet	23 of 61


Layout Note:
Place these resistors
close to the CRT-out
connector



** Must be a ground return path between this ground and the ground on the VGA connector.*

Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR




Hsync & Vsync level shift

L=>B0 -DIS
H=>B1 -UMA


15,22,23 dGPU_SELECT#>>

For DIS CRT

For UMA CRT



DDC_CLK & DATA level shift



ENG DIS MADSION SAMSUNG

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT CONN

Size	Document Number
------	-----------------


Rev

JV50-CP

Date: Thursday, September 03, 2009

Sheet 24 of 61


SATA Connector



ENG DIS MADSION SAMSUNG

Title		HDD CONN	
Size	Document Number	JV50-CP	
Date:	Thursday, September 03, 2009	Sheet	26 of 61
Rev		SA	


ODD Connector



ENG DIS MADSION SAMSUNG

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ODD			
Size	Document Number		Rev
	JV50-CP		SA
Date: Thursday, September 03, 2009		Sheet 27 of 61	

BLUETOOTH MODULE



ENG DIS MADSION SAMSUNG

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH

Size

Document Number





JV50-CP


Rev

SA

Date: Thursday, September 03, 2009


Sheet 28 of 61






- 1.route on bottom as differential pairs.
2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3.No vias, No 90 degree bends.
4.pairs must be equal lengths.
5.6mil trace width,12mil separation.
6.36mil between pairs and any other trace.
7.Must not cross ground moat,except RJ-45 moat.

LAN Connector










LAN Connector



ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title LAN CONN		
Size A3	Document Number JV50-CP	Rev SA
Date: Thursday, September 03, 2009 Sheet 31 of 61		






ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Azalia codec ALC272**

Size: A3 Document Number: **JV50-CP** Rev: SA


Date: Thursday, September 03, 2009 Sheet: 32 of 61



GAIN SETTING



GAIN0	GAIN1	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB




SB 0814


ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
AUDIO AMP		
Size	Document Number	Rev
	JV50-CP	SA
Date:	Thursday, September 03, 2009	Sheet 33 of 61



LINE IN




Internal Speaker



LINE OUT





MIC IN



ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
AUDIO jack	
Size	Document Number
	JV50-CP
Date: Thursday, September 03, 2009	Sheet 34 of 61


MDC 1.5 CONN




ENG DIS MADSION SAMSUNG

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MDC			
Size	Document Number		Rev
	JV50-CP		SA
Date: Thursday, September 03, 2009			
Sheet 35 of 61			


Mini Card Connector(WLAN) Support debug-card





Place near MINI1



Mini Card Connector(Robson2 and 3G)







Place near MINIC2



ENG DIS MADSION SAMSUNG


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
MINI CARD			
Size A3	Document Number		Rev
	JV50-CP		S
Date: Thursday, September 03, 2009	Sheet	37	of 61




ENG DIS MADSION SAMSUNG


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Thermal/Fan Connector			
Size	Document Number		Rev
	JV50-CP		SA
Date: Thursday, September 03, 2009			
Sheet 39 of 57			





EC BIOS Flash ROM



System BIOS Flash ROM



GOLDEN FINGER FOR DEBUG BOARD




ENG DIS MADSION SAMSUNG


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	BIOS	Rev	SA
Size	Document Number	JV50-CP	
Date:	Thursday, September 03, 2009	Sheet	41 of 57

TOUCH PAD



Finger printer



ENG DIS MADSION SAMSUNG

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Touch PAD and FP

Size

Document Number

JV50-CP


Rev

SA

Date: Thursday, September 03, 2009

Sheet 43 of 61





LED



Run Power

Aux Power

3D3V_AUX_S5



ENG DIS MADSION SAMSUNG

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	
-------	--


RUN POWER and 3D3V AUX S5

Size	Document Number	Rev
------	-----------------	-----


	JV50-CP	SA
--	----------------	-----------

Date: Thursday, September 03, 2009 Sheet 45 of 57


ISL62883 VCC_CORE




Adapter




TPS51123 5V/3D3V




RT9025 1D5V




RT8209B 1D05V




RT9026 0D75V_S0



RT9025 1D8V



Charger BQ24745



ENG DIS MADISON SAMSUNG

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size

Document Number

JV50-CP

Rev



SA

Date: Tuesday, August 18, 2009

Sheet 46

of

57




ENG DIS MADISON SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		ISL62882 CPU CORE (1/2)	
Size	Document Number	Rev	
JV50-CP		SA	
Date:	Thursday, September 03, 2009	Sheet	48 of 57

RT8209E for 1D05V




Title			
APW7141 1D5V / RT8209B 1D05V			
Size	Document Number		Rev
	JV50-CP		SA
Date:	Thursday, September 03, 2009	Sheet 50 of	57

RT8209E for VCCP





SA 0713







緯創資通

Title			
RT9025 1D8V/RT9026 0D75			
Size	Document Number		Rev
	JV50-CP		SA
Date:	Thursday, September 03, 2009	Sheet	52 of 57







Check test point





Test Point放在Dimm Door打開可量測處


ENG DIS MADSION SAMSUNG

緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
AFTE TP					
Size	Document Number				Rev
	JV50-CP				SA
Date:	Thursday, September 03, 2009		Sheet	59	of 57


+3VS to 3.3V_DELAY Transfer



RT9025 for 1V_VGA



G9661 for 1D8V_VGA



ENG DIS MADISON SAMSUNG

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C.	
File	ATI POWER
Size	Document Number
A2	JV50-CP
Date: Thursday, September 08, 2005	Sheet 61 of 68




Diagram showing the connection of pins 0901 to 0817. The pins are connected to the following signals:

- Pin 0901: NV_HDMI_CLK+ 25
- Pin 0902: NV_HDMI_CLK- 25
- Pin 0903: NV_HDMI_DATA0+ 25
- Pin 0904: NV_HDMI_DATA0- 25
- Pin 0905: NV_HDMI_DATA1+ 25
- Pin 0906: NV_HDMI_DATA1- 25
- Pin 0907: NV_HDMI_DATA2+ 25
- Pin 0908: NV_HDMI_DATA2- 25


Diagram illustrating the connection of three capacitors (R792, R791, R793) to the DIS pins. The capacitors are connected to the NV CRT RED, NV CRT GREEN, and NV CRT BLUE lines respectively. Each capacitor is connected to a DIS pin and ground.



The image shows a detailed PCB layout for the DAC1 and DAC2 sections. The layout includes various components and their connections:

- Top Section:** A network of components including a resistor R699 (1k), a capacitor C795 (100nF), a capacitor C804 (100nF), a capacitor C800 (100nF), a capacitor C774 (100nF), and an inductor L38 (100nH). The components are connected to the DAC1_AVDD and DAC1_VDDIO1 pins, and to the 1D8V_VGA signal.
- Bottom Section:** A network of components including a resistor R23 (1k), a capacitor C798 (100nF), a capacitor C796 (100nF), and an inductor L40 (100nH). The components are connected to the DAC2_AVDD and DAC2_VDDIO1 pins, and to the 1D8V_VGA signal.
- Other Labels:** The layout includes labels for the AVSSQ pin, the 3D8V_VGA signal, and the 1D8V_VGA signal. A green box highlights a specific area of the layout.

ENG DIS MADISON SAMSUNG			
		Wistron Corporation 21F, 88, Sec.1, Hsien Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Madison IO			
Size A2	Document Number		Rev
	JV50-CP		SB
Date: Thursday, September 03, 2009	Sheet	63	of 68


[illegible][illegible]





For SSTL-1.8/SSTL-2/DDR1/GDDR1: 0.5 * VDDR1.
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 * VDDR1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R




Madison: MEM_CALRP[0,2] signals are used.
Park: MEM_CALRP1 and MEM_CALRN1 are used

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR X= DESIGN DEPENDANT NA= NOT APPLICABLE
TX_PWRS_ENB (Internal PD)	GPI00	PCIe Full Tx Output Swing Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	X
TX_DEEMPH_EN (Internal PD)	GPI01	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	X
RESERVED	GPI08	RESERVED	0
BIF_VGA_DIS	GPI09	VGA ENABLED	0
RESERVED	GPI021	RESERVED	0
BIOS_ROM_EN	GPI022_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
VIP_DEVICE_STRAP_ENA (Internal PD)	GPI0[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	X X X
RSVD	V2SYNC		0
RSVD	H2SYNC		0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI	X X


AMD RESERVED CONFIGURATION STRAPS			
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
HSYSYNC, GENERICC, GPIO2, GPIO1			

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1	
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number
128MB	x000	ST Microelectronics	M25P05A 0100
256MB	x001		M25P10A 0101
64MB	x010		M25P20 0101
32MB	x		M25P40 0101
512MB	x		M25P80 0101
1GB	x	Chingis (formerly PMC)	Pm25LV512A 0100
4GB	x		Pm25LV010A 0101



Designator	For M97-M2	For Mannheim
R_MEM_1	10K	10K
R_MEM_2	40R/Short	680R
R_MEM_3	DY	DY
C_MEM	2.2nF	68pF

DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U




66,68 DQMA#[0..7] <<>

66,68 RDQSA#[0..7] <<>

66,68 WDQSA#[0..7] <<>

66,68 MAA[0..12] <<




66,68 MDA[0..63] <<>



ENG DIS MADSIN SAMSUNG

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
VRAM(1/4)			
Size	Document Number		Rev
A3	JV50-CP		SB
Date:	Thursday, September 03, 2009	Sheet	67 of 68

DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U

66,67 DQMA#[0..7] <<>>

66,67 RDQSA#[0..7] <<>>

66,67 WDQSA#[0..7] <<>>




66,67 MAA[0..12] << MAA[0..12]

66,67 MDA[0..63] <<>> MDA[0..63]

ENG DIS MADISON SAMSUNG

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
VRAM(2/4)		
Size	Document Number	Rev
A3	JV50-CP	SB
Date:	Thursday, September 03, 2009	Sheet 68 of 68

DDR3



SAMSUNG: 72.41164.H0U

HYNIX: 72.51G63.C0U


66,70 DQMB[0..7] <<>

66,70 RDQSB[0..7] <<>

66,70 WDQSB[0..7] <<>

66,70 MAB[0..12] <<


66,70 MDB[0..63] <<>



ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
VRAM(3/4)		
Size	Document Number	Rev
A3	JV50-CP	SB
Date:	Thursday, September 03, 2009	Sheet 69 of 68

DDR3




DIS

72.41164.H0U



SAMSUNG: 72.41164.H0U

HYNIX: 72.51G63.C0U



DIS

72.41164.H0U



ENG DIS MADSION SAMSUNG

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: VRAM(4/4)			
Size: A3	Document Number:	Rev: SB	
Date: Thursday, September 03, 2009		Sheet: 70	of: 68

	5	4	3	2	1
D					
C					
B					
A					

ENG DIS MADSION SAMSUNG

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Modify History			
Size	Document Number		Rev
	JV50-CP		SA
Date:	Tuesday, August 18, 2009		
	Sheet	71 of	57